## PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2000-244129

(43) Date of publication of application: 08.09.2000

(51)Int.Cl.

H05K 3/46

H01G 4/20

H05K 1/16

(21)Application number: 11-332739 (71)Applicant: NGK SPARK PLUG CO

LTD

(22) Date of filing:

24.11.1999 (72)Inventor: KANBE ROKURO


KIMURA YUKIHIRO

OGAWA KOJU

(30)Priority

Priority number 10376864 Priority date 25.12.1998 Priority country JP

## (54) WIRING BOARD, CORE BOARD, AND THEIR MANUFACTURE



(57)Abstract:

PROBLEM TO BE SOLVED: To provide a wiring board having a structure which has a capacitor built near a mounted IC chip, which is easily manufactured with high production yield, and a reduced loss in cost, even if a nonconformity of capacitor is found in a manufacturing process, a core board using the wiring board, and a method of manufacturing the core board easily at a low cost.

SOLUTION: A wiring board 100 has a core board 110, three resin insulating layers 121-171 laminated on each of the obverse and reverse surfaces 100A, 100B of the core board 110, are wiring layers 125-155 formed between the resin insulating layers. The core board 110 has a laminated capacitor C1 constituted by a plurality of complex

dielectric layers 111-115, containing epoxy resin and BaTiO3 powder and a plurality of metal layer 101-106 facing and pinching these layers, and inner metal layers 102-105 are connected to each other layer in first and second through-hole conductive bodies 107A, 107B.

## [Claim(s)]

[Claim 1]A core substrate, characterized by comprising the following 1 or two or more resin insulating layers, and surface side of the above-mentioned core substrate, and the rear-face side. [ which were laminated by the surface and a rear face of the above-mentioned core substrate ]

A wiring layer between the above-mentioned core substrate and the above-mentioned resin insulating layer and between the above-mentioned resin insulating layers formed in either at least.

Two or more complex-dielectrics layers in which it is a wiring board which it has and the above-mentioned core substrate contains resin and high dielectric powder.

Two or more metal layers which are laminated two or more above mentioned complex-dielectrics layers and by turns, are formed in between these layers, the undersurface of the above mentioned complex-dielectrics layer of the bottom of the heap, and the upper surface of the above mentioned complex-dielectrics layer of the top layer, and counter on both sides of the above mentioned complex-dielectrics layer.

Two or more through hole conductors which are formed in a breakthrough which penetrates a complex-dielectrics layer and two or more metal layers of the above-mentioned plurality, and are prolonged to the above-mentioned core substrate surface and a core substrate rear face.

Two or more 1st through hole conductors which carry out direct continuation to the 1st inside metal layer selected every other layer from an inside metal layer by which a preparation, two or more above-mentioned complex-dielectrics layers, and two or more above-mentioned metal layers constituted a stratified capacitor, and two or more above-mentioned through hole conductors were formed between the above-mentioned layers among two or more above-mentioned metal layers.

Two or more 2nd through hole conductors which carry out direct continuation to the above-mentioned 1st through hole conductor with the connectionless 2nd inside metal layer among the above-mentioned inside metal layers. The 3rd through hole [ any / of the above-mentioned inside metal layer ] conductor of plurality of non-conduction.

[Claim 2]In a core substrate, 1 or two or more resin insulating layers, and surface side of the above-mentioned core substrate, and the rear-face side, [ which were laminated by the surface and a rear face of the above-mentioned core substrate ] Are a wiring layer between the above-mentioned core substrate and the above-mentioned resin insulating layer and between the above-mentioned resin insulating layers formed in either at least a wiring board which it has, and the above-mentioned core substrate, A stratified capacitor which laminates by turns a central substrate, 1 or two or more complex-dielectrics layers which are formed in the surface and a rear face of this central substrate, respectively, and contain resin and high dielectric

powder, and two or more metal layers which counter on both sides of this, Two or more through hole conductors which are formed in a breakthrough which penetrates a stratified capacitor by the side of a stratified capacitor by the side of the above-mentioned surface, the above-mentioned central substrate, and the above-mentioned rear face, and are prolonged to the above-mentioned core substrate surface and a core substrate rear face, Inside of two or more abovementioned metal layers by which a preparation and two or more abovementioned through hole conductors are contained in a stratified capacitor by the side of the above-mentioned surface, Direct continuation is carried out to 1 or two or more metal layers which make one electrode of a surface side layerlike capacitor, Inside of two or more above-mentioned metal layers contained in the 1st through hole conductor which carries out direct continuation to 1 or two or more metal layers which make one electrode of a rear-face side layerlike capacitor among two or more above mentioned metal layers contained in a stratified capacitor by the side of the above-mentioned rear face, and a stratified capacitor by the side of the above mentioned surface. Direct continuation is carried out to 1 or two or more metal layers which make an electrode of another side of a surface side layer-like capacitor, The 2nd through hole conductor which carries out direct continuation to 1 or two or more metal layers which make an electrode of another side of a rear-face side layer-like capacitor among two or more above mentioned metal layers contained in a stratified capacitor by the side of the above-mentioned rear face, A wiring board in which any of an electrode of the above-mentioned surface side layerlike capacitor and a rear-face side layer-like capacitor contain the 3rd through hole conductor of non-conduction.

[Claim 3] To IC corresponding point which is the wiring board according to claim 1 or 2, and projects a helicopter loading site of an IC chip carried in the surface of the above mentioned wiring board among said core substrates on a thickness direction. Said 1st through hole conductor and the 2nd through hole conductor are formed among said three sorts of through hole conductors, A wiring board by which a small number of formation of said 3rd through hole conductor is carried out rather than the sum of said 1st through hole conductor which was not formed or was formed in this IC corresponding point. and the 2nd through hole conductor, and more above-mentioned 3rd through hole conductors than the above mentioned IC corresponding point are formed in a peripheral edge part of the above-mentioned IC corresponding point. [Claim 4] Two or more complex-dielectrics layers which are the core substrates for forming 1 or two or more resin insulating layers, and a wiring layer in the surface and rear face, and considering it as a wiring board, and contain resin and high dielectric powder, Two or more metal layers which are laminated two or more above-mentioned complex-dielectrics layers and by turns, are formed in between these layers, the undersurface of the above-mentioned complexdielectrics layer of the bottom of the heap, and the upper surface of the abovementioned complex-dielectrics layer of the top layer, and counter respectively on both sides of the above-mentioned complex-dielectrics layer, Two or more

through hole conductors which are formed in a breakthrough which penetrates a complex-dielectrics layer and two or more metal layers of the abovementioned plurality, and are prolonged to the above-mentioned core substrate surface and a core substrate rear face, A preparation, two or more above-mentioned complex-dielectrics layers, and two or more above-mentioned metal layers, Constitute a stratified capacitor and two or more above-mentioned through hole conductors, The 1st through hole conductor which carries out direct continuation to the 1st inside metal layer chosen from an inside metal layer formed between the above-mentioned layers among two or more above-mentioned metal layers every other layer, The 2nd through hole conductor which carries out direct continuation to the above-mentioned 1st through hole conductor with the connectionless 2nd inside metal layer among the above-mentioned inside metal layers, and a core substrate in which any of the above-mentioned inside metal layer contain the 3rd through hole conductor of non-conduction.

[Claim 5] Form 1 or two or more resin insulating layers, and a wiring layer in the surface and rear face, are a core substrate for considering it as a wiring board, and A central substrate, A stratified capacitor which laminates by turns 1 or two or more complex-dielectrics layers which are formed in the surface and a rear face of this central substrate, respectively, and contain resin and high dielectric powder, and two or more metal layers which counter on both sides of this. Two or more through hole conductors which are formed in a breakthrough which penetrates a stratified capacitor by the side of a stratified capacitor by the side of the above-mentioned surface, the above-mentioned central substrate, and the above-mentioned rear face, and are prolonged to the above-mentioned core substrate surface and a core substrate rear face, Inside of two or more above mentioned metal layers by which a preparation and two or more above-mentioned through hole conductors are contained in a stratified capacitor by the side of the above-mentioned surface, Direct continuation is carried out to 1 or two or more metal layers which make one electrode of a surface side layer-like capacitor, The 1st through hole conductor which carries out direct continuation to 1 or two or more metal layers which make one electrode of a rear-face side layer-like capacitor among two or more abovementioned metal layers contained in a stratified capacitor by the side of the above-mentioned rear face, Inside of two or more above-mentioned metal layers which carry out direct continuation to 1 or two or more metal layers which make an electrode of another side of a surface side layer-like capacitor among two or more above-mentioned metal layers contained in a stratified capacitor by the side of the above-mentioned surface, and are contained in a stratified capacitor by the side of the above-mentioned rear face, A core substrate in which any of an electrode of the 2nd through hole conductor which carries out direct continuation to 1 or two or more metal layers which make an electrode of another side of a rear-face side layer-like capacitor, and the abovementioned surface side layer-like capacitor and a rear-face side layer-like capacitor contain the 3rd through hole conductor of non-conduction.

[Claim 6]Are the core substrate according to claim 4 or 5, and in a plane direction center section of the core substrate. Said 1st through hole conductor and the 2nd through hole conductor are formed among said three sorts of through hole conductors, A core substrate by which a small number of formation of said 3rd through hole conductor is carried out rather than the sum of said 1st through hole conductor and the 2nd through hole conductor which were not formed or were formed in this center section, and many abovementioned 3rd through hole conductors are formed in a plane direction peripheral edge part of a core substrate rather than the above-mentioned center section.

[Claim 7]A manufacturing method of a core substrate provided with two or more complex-dielectrics layers containing resin and high dielectric powder characterized by comprising the following which constitute a stratified capacitor, and two or more metal layers which counter respectively on both sides of the above-mentioned complex-dielectrics layer.

A metallic foil.

A semi-hardening complex-dielectrics layer containing resin and high dielectric powder of semi-hardening.

A three-layer film formation process of forming 3 layered films which have a reinforcement film in this order.

Three layers of patternizing film formation process of forming patternizing 3 layered film which fabricates a metallic foil of the above mentioned 3 layered films to a prescribed pattern, and consists of a patternizing metallic foil, a semi-hardening complex-dielectrics layer, and a reinforcement film, The abovementioned 3 layered films of 1, 1, or two or more above mentioned patternizing 3 layered films in which the above-mentioned reinforcement film was removed, Laminate so that a semi-hardening complex-dielectrics layer and a patternizing metallic foil may lap by turns by using a metallic foil of 3 layered films of the above 1 as the bottom of the heap, and heat pressing of the metallic foil is piled up and carried out to the above-mentioned semi-hardening complex-dielectrics layer of an uppermost surface, A laminate sheet formation process which forms a laminate sheet, a through-hole formation process which forms two or more breakthroughs which penetrate a surface and rear surface of the above-mentioned laminate sheet, and a surface and rear surface metal layer formation process which a through hole conductor is formed in the abovementioned breakthrough, and forms the surface side metal layer and the rearface side metal layer in a surface and rear surface of the above-mentioned layered product.

[Claim 8]Are a manufacturing method of the core substrate according to claim 7, and said through hole formation process, The 1st breakthrough that the 1st patternizing metallic foil chosen from said patternizing metallic foil every other layer exposes to inner circumference, A manufacturing method of a core substrate with which the 2nd patternizing metallic foil of the emainder which was not chosen as the above-mentioned 1st patternizing metallic foil among the above-mentioned patternizing metallic foils forms the 2nd breakthrough

exposed to inner circumference, and the 3rd breakthrough that exposes neither of the above mentioned patternizing metallic foil to inner circumference.

[Claim 9]A complex-dielectrics layer which contains in either at least resin and high dielectric powder which constitute a stratified capacitor among the surface of a central substrate and this central substrate, and a rear face, Are two or more metal layers which counter on both sides of this a manufacturing method of a core substrate which it has, and A metallic foil, A three-layer film formation process of forming 3 layered films which have a semi-hardening complex-dielectrics layer containing resin and high dielectric powder of semihardening, and a reinforcement film in this order, Heat pressing of the semihardening complex-dielectrics layer of the above-mentioned 3 layered films in which the above-mentioned reinforcement film was removed is piled up and carried out to the above-mentioned metal layer of a central substrate which equips either with a metal layer of a prescribed pattern at least among the surface and a rear face, Form a through hole conductor a laminate sheet formation process which forms a laminate sheet, a through hole formation process which forms two or more breakthroughs which penetrate a surface and rear surface of the above-mentioned laminate sheet, and in the abovementioned breakthrough, and. A manufacturing method of a core substrate provided with a surface and rear surface metal layer formation process which forms the surface side metal layer and the rear-face side metal layer in a surface and rear surface of the above-mentioned laminate sheet. [Claim 10]Two or more complex-dielectrics layers which contain in either at least resin and high dielectric powder which constitute a stratified capacitor among the surface of a central substrate characterized by comprising the following, and this central substrate, and a rear face, A manufacturing method of a core substrate provided with two or more metal layers which counter

A metallic foil.

A semi-hardening complex-dielectrics layer containing resin and high dielectric powder of semi-hardening.

A three-layer film formation process of forming 3 layered films which have a reinforcement film in this order.

respectively on both sides of the above-mentioned complex-dielectrics layer.

Three layers of patternizing film formation process of forming patternizing 3 layered film which fabricates a metallic foil of the above-mentioned 3 layered films to a prescribed pattern, and consists of a patternizing metallic foil, a semi-hardening complex-dielectrics layer, and a reinforcement film, On the above-mentioned metal layer of a central substrate which equips either with a metal layer of a prescribed pattern at least among the surface and a rear face, 1 or two or more above-mentioned patternizing 3 layered films in which the above-mentioned reinforcement film was removed, It laminates so that the above-mentioned metal layer, or a patternizing metallic foil and a semi-hardening complex-dielectrics layer may lap, Heat pressing is laminated and carried out so that a semi-hardening complex-dielectrics layer of the above-

mentioned 3 layered films of 1 in which the above-mentioned reinforcement film was removed may lap on the above-mentioned patternizing metallic foil of an uppermost surface, A laminate sheet formation process which forms a laminate sheet, a through-hole formation process which forms two or more breakthroughs which penetrate a surface and rear surface of the above-mentioned laminate sheet, and a surface and rear surface metal layer formation process which a through hole conductor is formed in the above-mentioned breakthrough, and forms the surface side metal layer and the rearface side metal layer in a surface and rear surface of the above-mentioned laminate sheet.

[Detailed Description of the Invention]

[Field of the Invention] About the manufacturing method of the wiring board, core substrate, and core substrate which have a core substrate, the resin insulating layer laminated by this surface and rear surface, and a wiring layer, especially, this invention builds in a capacitor and relates to the wiring board and core substrate which prevented invasion of the noise, and a manufacturing method for the same.

[0002]

[Description of the Prior Art]What forming the decoupling capacitor for noise rejection between the earth wire of an IC chip and power supply wiring is performed conventionally, for example, carries a chip capacitor in the surface, a rear face, etc. of a wiring board is used. In the wiring board 300 shown in drawing 22, laminating formation of the resin insulating layers 320, 340, and 360,330,350,370 of three layers is carried out to the surface and rear surface (figure Nakagami undersurface) of the core substrate 310, respectively, and the wiring layers 315 and 325,345,335,355 are formed between each layers. Solder SL is equipped with chip capacitor CC in the wiring layer (pad) 355 in the substrate rear (figure Nakashita side) 300B of this wiring board 300. In this wiring board 300, the two electrodes CCA and CCB of chip capacitor CC. Through each wiring layer 325 grade and the through hole conductor 316, it is pulled out to the substrate upper surface 300A 345 of the wiring board 300, i.e., a wiring layer, (pad), and is connected with the IC chip connected on the substrate upper surface 300A.

[0003]

[Problem to be solved by the invention] However, if such a chip capacitor is carried in a wiring board and it connects, the man day for it will start. Since a chip capacitor will be arranged around a substrate rear or an IC chip, the distance from an IC chip to a chip capacitor becomes long, and a noise invades into the intermediate wiring. Then, since a capacitor is moreover formed in a wiring board and one near the IC chip, it is possible to form the capacitor which used a part of resin insulating layer as the dielectric layer into a wiring board.

[0004] However, if it is going to realize by the resin insulating layer and a wiring layer, constituting from the resin insulating layer 320 and the wiring

layer 315,325 in <u>drawing 22</u> etc. the structure of the capacitor which sandwiched the thin dielectric layer in the electrode layer of a large area, for example, Which short fault is easy to produce and the yield of a wiring board falls greatly. Since the fault of the formed capacitor will be discovered where it formed a resin insulating layer, a wiring layer, etc. in the core substrate and added value is attached to it, the loss amount accompanying abandonment of a fault article also becomes large.

[0005] This invention was made in view of this problem, and is . the purpose builds in a capacitor near the IC chip -- moreover -- manufacture -- it being easy and, Even if the yield is high and the fault of a capacitor is discovered in a manufacturing process, loss amount is the wiring board made into little structure and a core substrate used for such a wiring board, and providing the easy and inexpensive manufacturing method of this core substrate further. [0006]

[Means for Solving the Problem and its Function and Effect] And 1 or two or more resin insulating layers by which the solving means was laminated by the surface and a rear face of a core substrate and the above-mentioned core substrate, Are a wiring layer between the above mentioned core substrate and the above-mentioned resin insulating layer and between the above-mentioned resin insulating layers formed in either at least a wiring board which it has, and the above-mentioned core substrate, It laminates two or more complexdielectrics layers containing resin and high dielectric powder, two or more above-mentioned complex-dielectrics layers, and by turns, Two or more metal layers which are formed in between these layers, the undersurface of the above-mentioned complex-dielectrics layer of the bottom of the heap, and the upper surface of the above mentioned complex dielectrics layer of the top layer, and counter on both sides of the above-mentioned complex-dielectrics layer, Two or more through hole conductors which are formed in a breakthrough which penetrates a complex-dielectrics layer and two or more metal layers of the above-mentioned plurality, and are prolonged to the abovementioned core substrate surface and a core substrate rear face, A preparation, two or more above-mentioned complex-dielectrics layers, and two or more above-mentioned metal layers, Constitute a stratified capacitor and two or more above-mentioned through hole conductors, Two or more 1st through hole conductors which carry out direct continuation to the 1st inside metal layer chosen from an inside metal layer formed between the above-mentioned layers among two or more above-mentioned metal layers every other layer, and two or more 2nd through hole conductors which carry out direct continuation of the above-mentioned 1st through hole conductor to the connectionless 2nd inside metal layer among the above mentioned inside metal layers, It is a wiring board in which any of the above mentioned inside metal layer contain two or more 3rd through hole conductors of non-conduction.

[0007]In the wiring board of this invention, since it has the stratified capacitor constituted from a complex-dielectrics layer and a metal layer by the core substrate of these and a capacitor with big electric capacity can be arranged in

the position near electronic parts, such as an IC chip, effects, such as noise rejection, are acquired good. Since the stratified capacitor was made to build in a core substrate, the characteristic, short existence, etc. of a stratified capacitor are inspected and a wiring board can be formed for formation, i.e., a resin insulating layer, a wiring layer, etc. only using the core substrate which passed, in manufacture of a wiring board, the yield can also be made high. Since what is necessary is just to discard in the state of the core substrate in which neither the resin insulating layer nor the wiring layer is formed though the built-in capacitor has produced faults, such as a short circuit, added value can suppress the loss accompanying fault generating low. Therefore, it can be considered as an inexpensive wiring board.

[0008] And the through hole conductor which conducts the potential of the metal layer which makes the electrode of a stratified capacitor with a desired metal layer in order to enable it to take out with the rear face further, the surface of a core substrate and is formed in the core substrate. It has the 1st through hole conductor and the 2nd through hole conductor which draw the potential of the metal layer specifically located in the internal layer except the metal layer located in the core substrate surface and a rear face among two or more above-mentioned metal layers, i.e., the inner layer metal layer formed between layers, to the surface and the rear face of a core substrate. The 3rd through hole conductor which does not connect with an inner layer metal layer is also contained. Thus, in this wiring board, since three sorts of through hole conductors are prolonged even at the surface and the rear face of the core substrate, the wiring layer formed in the rear-face side of this core substrate and the wiring layer formed in the surface side are easily connectable by this through hole conductor. Therefore, if the wiring layer by the side of a rear face and other wiring boards, such as a mother board, are connected by the rearface side and the wiring layer by the side of the surface and electronic parts, such as an IC chip, are connected by the surface side for example, other wiring boards and electronic parts are connectable through this through hole conductor.

[0009]And since a stratified capacitor is formed in parallel between the 1st through hole conductor and the 2nd through hole conductor, Electric power can be supplied to electronic parts from other wiring boards, such as a mother board, by connecting power supply wiring and grounding wiring to this 1st and 2nd through hole conductor, respectively, removing easily and certainly a noise between this power supply wiring and grounding wiring. Wiring prolonged from a metal layer of said stratified capacitor to an electronic parts mounting surface (surface) of said wiring board is good to be characterized by including stacked beer. It is because an inductance which wiring has can be reduced by considering it as wiring as short [wiring which connects an IC chip etc. and an electrode (metal layer) of a capacitor ] as possible, and thick and invasion of a noise can be controlled.

[0010]Here, what is necessary is just to choose in consideration of a dielectric constant, heat resistance, etc. as resin contained in a complex-dielectrics layer,

and resin, such as an epoxy resin, polyimide resin, and BT resin, is mentioned. Although what is necessary is just the powder of a substance which has a high dielectric constant as high dielectric powder, For example, powder of high permittivity ceramics, such as BaTiO<sub>3</sub>, PbTiO<sub>3</sub>, PbZrO<sub>3</sub>, Pb(Ti, Zr) O<sub>3</sub> (what is called PZT), Pb(Mn, Nb) O<sub>3</sub>, SrTiO<sub>3</sub>, CaTiO<sub>3</sub>, and MgTiO<sub>3</sub>, etc. are mentioned. Since a dielectric constant of a complex-dielectrics layer is raised, metal powder, such as Ag, Au, Cu, Ag-Pd, nickel, W, and Mo, can also be included, for example.

[0011] or two or more resin insulating layers by which other solving means were laminated by the surface and a rear face of a core substrate and the above-mentioned core substrate, Are a wiring layer between the abovementioned core substrate and the above-mentioned resin insulating layer and between the above-mentioned resin insulating layers formed in either at least a wiring board which it has, and the above-mentioned core substrate, A stratified capacitor which laminates by turns a central substrate, 1 or two or more complex-dielectrics layers which are formed in the surface and a rear face of this central substrate, respectively, and contain resin and high dielectric powder, and two or more metal layers which counter on both sides of this, Two or more through hole conductors which are formed in a breakthrough which penetrates a stratified capacitor by the side of a stratified capacitor by the side of the above-mentioned surface, the above-mentioned central substrate, and the above-mentioned rear face, and are prolonged to the abovementioned core substrate surface and a core substrate rear face, Inside of two or more above mentioned metal layers by which a preparation and two or more above-mentioned through hole conductors are contained in a stratified capacitor by the side of the above-mentioned surface, Direct continuation is carried out to 1 or two or more metal layers which make one electrode of a surface side layer-like capacitor, Inside of two or more above mentioned metal layers contained in the 1st through hole conductor which carries out direct continuation to 1 or two or more metal layers which make one electrode of a rear-face side layer-like capacitor among two or more above-mentioned metal layers contained in a stratified capacitor by the side of the above mentioned rear face, and a stratified capacitor by the side of the above-mentioned surface, Direct continuation is carried out to 1 or two or more metal layers which make an electrode of another side of a surface side layer-like capacitor, The 2nd through hole conductor which carries out direct continuation to 1 or two or more metal layers which make an electrode of another side of a rear-face side layer-like capacitor among two or more above-mentioned metal layers contained in a stratified capacitor by the side of the above-mentioned rear face, It is a wiring board in which any of an electrode of the above-mentioned surface side layer-like capacitor and a rear-face side layer-like capacitor contain the 3rd through hole conductor of non-conduction. [0012] According to the wiring board of this invention, it has a stratified capacitor at the surface and the rear face of a central substrate. For this reason, since a capacitor can be arranged in the position near electronic parts,

such as an IC chip, effects, such as noise rejection, are acquired good. Since the stratified capacitor is formed in a core substrate and a wiring board can be formed only using the core substrate which inspected the characteristic, short existence, etc. of the stratified capacitor and passed, in manufacture of a wiring board, the yield can also be made high. Since what is necessary is just to discard in the state of the core substrate in which neither the resin insulating layer nor the wiring layer is formed, added value can suppress the loss accompanying fault generating low. Therefore, it can be considered as an inexpensive wiring board.

[0013]And the potential of the metal layer which makes the electrode of a stratified capacitor can be taken out with the surface and the rear face of a core substrate by the 1st through hole conductor and the 2nd through hole conductor. As for the 3rd through hole conductor of non-conduction, any of the electrode of a stratified capacitor are contained. Thus, in this wiring board, since the through hole conductor is prolonged at the surface and the rear face of the core substrate, the wiring layer formed in the rear-face side of this core substrate and the wiring layer formed in the surface side are easily connectable by this through hole conductor. Therefore, if the wiring layer by the side of a rear face and other wiring boards, such as a mother board, are connected by the rear-face side and the wiring layer by the side of the surface and electronic parts, such as an IC chip, are connected by the surface side for example, other wiring boards and electronic parts are connectable through this through hole conductor.

[0014]And since a stratified capacitor is formed in parallel between the 1st through hole conductor and the 2nd through hole conductor, Electric power can be supplied to electronic parts from other wiring boards, such as a mother board, by connecting power supply wiring and grounding wiring to this 1st and 2nd through hole conductor, respectively, removing easily and certainly a noise between this power supply wiring and grounding wiring. In this wiring board, by selecting construction material and thickness of a central substrate suitably, since a stratified capacitor is formed in the surface and a rear face of a central substrate, since a central substrate can be made to support the rigidity of a core substrate and also a wiring board, the rigidity of a wiring board is easily securable.

[0015]Although what is necessary is just to choose in consideration of an ease of heat resistance, a mechanical strength, flexibility, and processing, etc. as a central substrate, here, For example, glass fiber and epoxy resins, such as a glass cloth and a nonwoven glass fabric, A resin-resin composite material etc. which made fluororesin of the three-dimensional network structures, such as PTFE which has a glass fiber-resin composite material with resin, such as polyimide resin and BT resin, a composite material of organic fiber, such as a polyamide fiber, and resin, and a continuation stoma, impregnate resin, such as an epoxy resin, can be used. When such resin materials are used for a central substrate, it is desirable at a point which can punch a central substrate easily with a stratified capacitor by laser beam machining or drilling. A metal

plate which consists of copper, brass, nickel, aluminum, a copper-Invar copper clad, a copper-molybdenum copper clad, etc. may be used. When using these metal plates as a central substrate, structure of using a central substrate as one of the electrodes of a capacitor can also be adopted. Wiring prolonged from a metal layer of said stratified capacitor to an electronic-parts mounting surface (surface) of said wiring board is good to be characterized by including stacked beer. It is because an inductance which wiring has can be reduced by considering it as wiring as short [wiring which connects an IC chip etc. and an electrode (metal layer) of a capacitor ] as possible, and thick and invasion of a noise can be controlled.

[0016]To one of the above, are a wiring board of a description and said two or more through hole conductors, It is preferred to consider it as the wiring board which an inside is filled up with a plug material, equips said core substrate surface and a core substrate rear face with an occlusion part, respectively, and is provided with the occlusion part top beer conductor which penetrates said resin insulating layer laminated by the surface of the above-mentioned core substrate among the above-mentioned occlusion parts on the surface side occlusion part by the side of the above-mentioned core substrate surface. [0017]By thus, the thing for which it is filled up with a plug material, an occlusion part is formed, and an occlusion part top beer conductor is formed in a through hole conductor. Through a through hole conductor, it is a shorter distance, therefore the electrode of a stratified capacitor can be drawn to the wiring board surface with low resistance and a low inductance, and invasion of a noise can be prevented further.

[0018] It is the above-mentioned wiring board and it is preferred to consider it as the wiring board which accumulates a beer conductor on said occlusion part top beer conductor further. Thus, if it is the structure of stacked beer of accumulating a beer conductor on an occlusion part top beer conductor further, the direct continuation of an occlusion part top beer conductor and the beer conductor on it can be carried out. Therefore, through a through hole conductor, it is a still shorter distance, therefore the electrode of a stratified capacitor can be further drawn to the wiring board surface with low resistance and a low inductance, and invasion of a noise can be prevented. [0019]To IC corresponding point which is the above-mentioned wiring board and projects the helicopter loading site of the IC chip carried in the surface of the above-mentioned wiring board among said core substrates on a thickness direction. Said 1st through hole conductor and the 2nd through hole conductor are formed among said three sorts of through hole conductors, A small number of formation of said 3rd through hole conductor is carried out rather than the sum of said 1st through hole conductor which was not formed or was formed in this IC corresponding point, and the 2nd through hole conductor, It is good for the peripheral edge part of the above mentioned IC corresponding point for the above-mentioned 3rd through hole conductor to consider it as the wiring board currently formed more mostly than the above mentioned IC corresponding point.

[0020]As for the electrode or power supply wiring, and grounding wiring of the capacitor formed in the power supply terminal, earth terminal, and wiring board of an IC chip, as mentioned above, connecting in the shortest possible distance is desirable. It is for preventing invasion of a noise for wiring as low resistance and a low inductance. On the other hand, it is not called for that the signal wiring linked to a signal terminal is low resistance and a low inductance like connection with a capacitor, power supply wiring, and grounding wiring.

[0021]On the other hand, in the wiring board of this invention, more 3rd through hole conductors to the peripheral edge part used for signal wiring etc. than IC corresponding point are formed. That is, many 3rd through hole conductors are formed in the peripheral edge part of IC corresponding point. For this reason, in IC corresponding point located directly under an IC chip, in forming the 1st through hole conductor and the 2nd through hole conductor, there is no necessity of taking arrangement into consideration, or necessity decreases the 3rd through hole conductor. Therefore, the 1st through hole conductor and the 2nd through hole conductor can be arranged in a suitable position, and between these, and the power supply terminals of an IC chip and earth terminals can be connected with a very short distance. Thereby, resistance between the 1st and 2nd through hole conductor, and the power supply terminal of an IC chip and an earth terminal and an inductance can be made as low as possible, and the noise which invades in this portion can be reduced. In this wiring board, since the stratified capacitor is formed between the 1st and 2nd through hole conductors, a noise can be reduced also with this point. It is still more preferred for all the 3rd through hole conductors to be formed in the peripheral edge part of IC corresponding point, to make it not form the 3rd through hole conductor in IC corresponding point, and to do in this way so that he can understand easily from the above.

[0022] Two or more complex-dielectrics layers which other solving means are the core substrates for forming 1 or two or more resin insulating layers, and a wiring layer in the surface and rear face, and considering it as a wiring board, and contain resin and high dielectric powder, Two or more metal layers which are laminated two or more above mentioned complex-dielectrics layers and by turns, are formed in between these layers, the undersurface of the abovementioned complex-dielectrics layer of the bottom of the heap, and the upper surface of the above-mentioned complex-dielectrics layer of the top layer, and counter respectively on both sides of the above-mentioned complex-dielectrics layer, Two or more through hole conductors which are formed in a breakthrough which penetrates a complex-dielectrics layer and two or more metal layers of the above-mentioned plurality, and are prolonged to the abovementioned core substrate surface and a core substrate rear face (the undersurface of a complex-dielectrics layer of the bottom of the heap, and upper surface of a complex-dielectrics layer of the above-mentioned top layer), A preparation, two or more above mentioned complex-dielectrics layers, and two or more above mentioned metal layers, Constitute a stratified capacitor

and two or more above-mentioned through hole conductors, The 1st through hole conductor which carries out direct continuation to the 1st inside metal layer chosen from an inside metal layer formed between the above-mentioned layers among two or more above-mentioned metal layers every other layer, The above-mentioned 1st through hole conductors are the 2nd through hole conductor which carries out direct continuation to the connectionless 2nd inside metal layer, and a core substrate in which any of the above-mentioned inside metal layer contain the 3rd through hole conductor of non-conduction among the above-mentioned inside metal layers.

[0023] According to this invention, by having made the capacitor which is easy to produce faults, such as a short circuit, build in a core substrate, when a core substrate is completed, electric capacity, short existence, etc. of a stratified capacitor can be judged. Therefore, since only the core substrate which passed the predetermined standard can be used in forming a wiring board, the yield of the whole wiring board can be made high. Since the case where which fault with poor short circuit and capacity of a stratified capacitor is discovered and discarded where it formed the resin insulating layer and the wiring layer and added value is attached can be lessened, loss amount can also be controlled. [0024] And in order to be able to connect easily the potential of the metal layer which makes the electrode of a stratified capacitor with the surface of a core substrate, and the wiring layer which is further taken out with the rear face and is formed in the surface [ of a core substrate ], and rear-face side, the predetermined inside metal layer and the through hole conductor to conduct are formed in the core substrate. It has the 1st through hole conductor and the 2nd through hole conductor which draw the potential of the metal layer specifically located in the internal layer except the metal layer located in the core substrate surface and a rear face among two or more above mentioned metal layers, i.e., the inner layer metal layer formed between layers, to the surface and the rear face of a core substrate. The 3rd through hole conductor which does not connect with an inner layer metal layer is also contained. Thus, in this core substrate, since three sorts of through hole conductors are prolonged even at the surface and the rear face of the core substrate, respectively, the wiring layer formed in the rear-face side of this core substrate and the wiring layer formed in the surface side are easily connectable by this through hole conductor. And since a stratified capacitor is formed in parallel between the 1st through hole conductor and the 2nd through hole conductor, the noise between this power supply wiring and grounding wiring is easily and certainly removable by connecting power supply wiring and grounding wiring to this 1st and 2nd through hole conductor, respectively.

[0025]Form 1 or two or more resin insulating layers, and a wiring layer in the surface and rear face, and the solving means of further others is a core substrate for considering it as a wiring board, and A central substrate, The stratified capacitor which laminates by turns 1 or two or more complex-dielectrics layers which are formed in the surface and the rear face of this central substrate, respectively, and contain resin and high dielectric powder,

and two or more metal layers which counter on both sides of this, Two or more through hole conductors which are formed in the breakthrough which penetrates the stratified capacitor by the side of the stratified capacitor by the side of the above-mentioned surface, the above-mentioned central substrate, and the above-mentioned rear face, and are prolonged to the above-mentioned core substrate surface and a core substrate rear face. The inside of two or more above-mentioned metal layers by which a preparation and two or more abovementioned through hole conductors are contained in the stratified capacitor by the side of the above-mentioned surface, Direct continuation is carried out to 1 or two or more metal layers which make one electrode of a surface side layerlike capacitor, The 1st through hole conductor which carries out direct continuation to 1 or two or more metal layers which make one electrode of a rear-face side layer-like capacitor among two or more above-mentioned metal layers contained in the stratified capacitor by the side of the above mentioned rear face, The inside of two or more above mentioned metal layers which carry out direct continuation to 1 or two or more metal layers which make the electrode of another side of a surface side layer-like capacitor among two or more above mentioned metal layers contained in the stratified capacitor by the side of the above mentioned surface, and are contained in the stratified capacitor by the side of the above-mentioned rear face, It is a core substrate in which any of the electrode of the 2nd through hole conductor which carries out direct continuation to 1 or two or more metal layers which make the electrode of another side of a rear-face side layer-like capacitor, and the abovementioned surface side layer-like capacitor and a rear-face side layer-like capacitor contain the 3rd through hole conductor of non-conduction. [0026] According to the core substrate of this invention, it has a stratified capacitor at the surface and a rear face of a central substrate. For this reason, since a capacitor can be arranged in a position near electronic parts, such as an IC chip, effects, such as noise rejection, are acquired good. Since a stratified capacitor is formed in a core substrate and a wiring board can be formed only using a core substrate which inspected the characteristic, short existence, etc. of a stratified capacitor and passed, in manufacture of a wiring board, a yield can also be made high. Since what is necessary is just to discard in the state of a core substrate in which neither a resin insulating layer nor a wiring layer is formed though a stratified capacitor has produced faults, such as a short circuit, added value can suppress a loss accompanying fault generating low. And in this core substrate, since three sorts of through hole conductors are prolonged even at the surface and a rear face of a core substrate, respectively, a wiring layer formed in the rear-face side of this core substrate and a wiring layer formed in the surface side are easily connectable by this through hole conductor.

[0027]It is the above-mentioned core substrate and, as for said central substrate, it is preferred to consider it as a core substrate thicker than said complex-dielectrics layer. Thus, if a central substrate is made thicker than a complex-dielectrics layer, the rigidity of a central substrate becomes high, and

the core substrate can make a central substrate able to support the rigidity of a wiring board which used this, and can use it as an easy core substrate and a wiring board of handling.

[0028]It is the above-mentioned core substrate and, as for said complex-dielectrics layer and metal layer which were formed in the surface side of said central substrate, and said complex-dielectrics layer and metal layer which were formed in the rear-face side of said central substrate, it is preferred that a number of layers, construction material, and the thickness of a corresponding each layer consider it as the core substrate made equal. In the surface [ of a central substrate ], and rear-face side, when the thickness of the number of layers of a complex-dielectrics layer or a metal layer, construction material, and a corresponding each layer differs, a coefficient of thermal expansion, the contraction in the case of core substrate formation, etc. may become imbalanced by both sides of a central substrate, and curvature may arise in a core substrate. In this invention, since thickness of a number of layers, construction material, and a corresponding each layer is made equal, curvature of a core substrate is not produced and it can be considered as the core substrate of the stable form.

[0029]It is the above-mentioned core substrate and, as for said two or more through hole conductors, it is preferred to consider it as the core substrate which an inside is filled up with a plug material and equips said core substrate surface and a core substrate rear face with an occlusion part, respectively. If the occlusion part is formed in the through hole conductor, a beer conductor (occlusion part top beer conductor) can be further formed on this occlusion part. Since a wiring layer will not intervene between a through hole conductor and a beer conductor but both will do direct continuation if this occlusion part top beer conductor is formed, it is realizable with low resistance and wiring of a low inductance.

[0030]To one of the above, are a core substrate of a description and in the plane direction center section of the core substrate. Said 1st through hole conductor and the 2nd through hole conductor are formed among said three sorts of through hole conductors, A small number of formation of said 3rd through hole conductor is carried out rather than the sum of said 1st through hole conductor which was not formed or was formed in this center section, and the 2nd through hole conductor, The above-mentioned 3rd through hole conductor is better for the plane direction peripheral edge part of a core substrate than the above-mentioned center section to consider it as the core substrate currently formed. [many]

[0031]When it carries an IC chip in a wiring board, generally an IC chip is carried in the center section of the wiring board. By the way, as for the capacitor formed in the power supply terminal, earth terminal, and wiring board of an IC chip or power supply wiring, or grounding wiring, as mentioned above, connecting in the shortest possible distance is desirable. It is for preventing invasion of a noise for wiring as low resistance and a low inductance. On the other hand, it is not called for that the signal wiring linked

to a signal terminal is low resistance and a low inductance like a capacitor, power supply wiring, and grounding wiring.

[0032]On the other hand, in the core substrate of this invention, more 3rd through hole conductors to the peripheral edge part used for signal wiring etc. than a center section are formed. That is, many 3rd through hole conductors are formed in the peripheral edge part. For this reason, in the center section located directly under an IC chip, in forming the 1st through hole conductor and the 2nd through hole conductor, there is no necessity of taking arrangement into consideration, or necessity decreases the 3rd through hole conductor. Therefore, the 1st through hole conductor and the 2nd through hole conductor can be arranged in a suitable position, and between these, and the power supply terminals of an IC chip and earth terminals can be connected with a very short distance. Resistance between the 1st and 2nd through hole conductor, and the power supply terminal of an IC chip and earth terminal linked to each electrode of a stratified capacitor and an inductance can be made as low as possible by this, and the noise which invades in this portion can be reduced.

[0033] or two or more complex-dielectrics layers containing resin and high dielectric powder in which a solving means of further others constitutes a stratified capacitor, Are two or more metal layers which counter respectively on both sides of the above-mentioned complex-dielectrics layer a manufacturing method of a core substrate which it has, and A metallic foil, A three-layer film formation process of forming 3 layered films which have a semi-hardening complex-dielectrics layer containing resin and high dielectric powder of semi-hardening, and a reinforcement film in this order, Three layers of patternizing film formation process of forming patternizing 3 layered film which fabricates a metallic foil of the above-mentioned 3 layered films to a prescribed pattern, and consists of a patternizing metallic foil, a semihardening complex-dielectrics layer, and a reinforcement film, The abovementioned 3 layered films of 1, 1, or two or more above mentioned patternizing 3 layered films in which the above-mentioned reinforcement film was removed, Laminate so that a semi-hardening complex-dielectrics layer and a patternizing metallic foil may lap by turns by using a metallic foil of 3 layered films of the above 1 as the bottom of the heap, and heat pressing of the metallic foil is piled up and carried out to the above-mentioned semi-hardening complex-dielectrics layer of an uppermost surface, Form a through hole conductor a laminate sheet formation process which forms a laminate sheet, a through-hole formation process which forms two or more breakthroughs which penetrate a surface and rear surface of the above-mentioned laminate sheet, and in the above-mentioned breakthrough, and. It is a manufacturing method of a core substrate provided with a surface and rear surface metal layer formation process which forms the surface side metal layer and the rear-face side metal layer in a surface and rear surface of the above mentioned layered product.

[0034] In the manufacturing method of the core substrate of this invention, 3

layered films and patternizing 3 layered film are formed beforehand, the 3 layered films, patternizing 3 layered film, and metallic foil which removed the reinforcement film with the laminate sheet formation process are laminated in order, heat pressing is carried out, and a laminate sheet is formed at once. Therefore, it is not necessary to form one layer of complex-dielectrics layers and metal layers at a time in order like [in the case of forming a build up multilayer interconnection board. Since 3 layered films and patternizing 3 layered film are formed independently beforehand, it laminates and a laminate sheet can be formed at once, a core substrate production process becomes simply and short, and can manufacture a core substrate inexpensive. Since the 3 layered films and patternizing 3 layered film which have a reinforcement film were used, handling of a complex-dielectrics layer, a metallic foil, or a patternizing metallic foil -- since it is easy, and workability is good even when a metallic foil and semi-hardening complex-dielectrics layer thickness are made thin even if, a core substrate can be manufactured easily. Since the semi-hardening complex-dielectrics layer is covered with the reinforcement film, garbage etc. can be prevented also from adhering to the semi-hardening complex-dielectrics layer in the state where it is adhesive for semi-hardening, and fault generating by garbage can also be prevented. [0035] In the manufacturing method of said core substrate here said threelayer film formation process, It is good to consider it as the manufacturing method of the core substrate applying to said metallic foil the complexdielectrics paste containing said resin and high dielectric powder, sticking and heating a reinforcement film in an unhardened complex-dielectrics layer, carrying out semi-hardening of the above-mentioned resin, and forming said 3 layered films. In order to apply a complex-dielectrics paste to a metallic foil, it is a stage of 3 layered films, or also after considering it as a laminate sheet, it is because the adhesion of a metallic foil, a patternizing metallic foil, and a complex dielectrics layer becomes good. Since neither air nor garbage can enter easily among both, generating of fault can also be prevented. [0036] Adhesives may be used when laminating. Namely, in a manufacturing method of said core substrate said laminate sheet formation process, It is good also as a manufacturing method of a core substrate which laminates a semihardening complex-dielectrics layer and a patternizing metallic foil by using a metallic foil of said 3 layered films of 1 as the bottom of the heap so that it may lap by turns via an adhesives layer, puts a metallic foil on said semihardening complex-dielectrics layer of an uppermost surface via an adhesives layer, and is characterized by carrying out heat pressing. It is because it can be considered as a complex-dielectrics layer and a layered product on which a metallic foil was pasted up certainly if it does in this way. On the other hand, when it laminates without passing an adhesives layer, electric capacity of a stratified capacitor can be enlarged as compared with a case where adhesives are used.

[0037]Are a manufacturing method of the above-mentioned core substrate, and said through-hole formation process, The 1st breakthrough that the 1st

patternizing metallic foil chosen from said patternizing metallic foil every other layer exposes to inner circumference, It is good for the 2nd patternizing metallic foil of the emainder which was not chosen as the above-mentioned 1st patternizing metallic foil among the above-mentioned patternizing metallic foils to consider it as a manufacturing method of a core substrate which forms the 2nd breakthrough exposed to inner circumference, and the 3rd breakthrough that neither of the above-mentioned patternizing metallic foil exposes to inner circumference.

[0038] Thus, when three sorts of through hole conductors are formed, it is because it will be in the state where the 1st patternizing metallic foil and the 2nd patternizing metallic foil countered on both sides of a complex-dielectrics layer, every other layer and a laminated stratified capacitor can be formed easily.

[0039] 1 or two or more complex-dielectrics layers to which the solving means of further others contains in either at least resin and the high dielectric powder which constitute a stratified capacitor among the surface of a central substrate and this central substrate, and a rear face, Are two or more metal layers which counter on both sides of this a manufacturing method of the core substrate which it has, and A metallic foil, The three-layer film formation process of forming the 3 layered films which have a semi-hardening complexdielectrics layer containing resin and the high dielectric powder of semihardening, and a reinforcement film in this order, Heat pressing of the semihardening complex-dielectrics layer of the above-mentioned 3 layered films in which the above-mentioned reinforcement film was removed is piled up and carried out to the above-mentioned metal layer of the central substrate which equips either with the metal layer of a prescribed pattern at least among the surface and a rear face, Form a through hole conductor the laminate sheet formation process which forms a laminate sheet, the through hole formation process which forms two or more breakthroughs which penetrate the surface and rear surface of the above-mentioned laminate sheet, and in the abovementioned breakthrough, and. It is a manufacturing method of a core substrate provided with the surface and rear surface metal layer formation process which forms the surface side metal layer and the rear-face side metal layer in the surface and rear surface of the above-mentioned laminate sheet. [0040] In the manufacturing method of the core substrate of this invention, 3 layered films are formed beforehand, heat pressing of the 3 layered films from which the reinforcement film was removed with the laminate sheet formation process is laminated and carried out to either at least among the surface and rear surfaces of a central substrate, and a laminate sheet is formed at once. Therefore, it is not necessary to form one layer of complex-dielectrics layers and metal layers in the surface and the rear face of a central substrate at a time in order like I in the case of forming a build-up multilayer interconnection board]. Since 3 layered films are formed independently beforehand, it laminates and a laminate sheet can be formed at once, a core substrate production process becomes simply and short, and can manufacture a core

substrate inexpensive. moreover — since the 3 layered films which have a reinforcement film were used — handling of a complex-dielectrics layer or a metal layer — since it is easy, and workability is good even when a metallic foil and complex-dielectrics (semi-hardening) layer thickness are made thin even if, a core substrate can be manufactured easily. Since the semi-hardening complex-dielectrics layer is covered with the reinforcement film, garbage etc. can be prevented also from adhering to the semi-hardening complex-dielectrics layer in the state where it is adhesive for semi-hardening, and fault generating by garbage can also be prevented.

[0041]In the manufacturing method of said core substrate here said three-layer film formation process, It is good to consider it as the manufacturing method of the core substrate applying to said metallic foil the complex-dielectrics paste containing said resin and high dielectric powder, sticking and heating a reinforcement film in an unhardened complex-dielectrics layer, carrying out semi-hardening of the above-mentioned resin, and forming said 3 layered films. In order to apply a complex-dielectrics paste to a metallic foil, it is a stage of 3 layered films, or also after considering it as a laminate sheet, it is because the adhesion of a metallic foil and a complex-dielectrics layer becomes good. Since neither air nor garbage can enter easily among both, generating of fault can also be prevented.

[0042] Two or more complex-dielectrics layers to which other solving means contain in either at least resin and the high dielectric powder which constitute a stratified capacitor among the surface of a central substrate and this central substrate, and a rear face, Are two or more metal layers which counter respectively on both sides of the above mentioned complex-dielectrics layer a manufacturing method of the core substrate which it has, and A metallic foil, The three-layer film formation process of forming the 3 layered films which have a semi-hardening complex-dielectrics layer containing resin and the high dielectric powder of semi-hardening, and a reinforcement film in this order, Three layers of patternizing film formation process of forming the patternizing 3 layered film which fabricates the metallic foil of the above-mentioned 3 layered films to a prescribed pattern, and consists of a patternizing metallic foil, a semi-hardening complex-dielectrics layer, and a reinforcement film, On the above mentioned metal layer of the central substrate which equips either with the metal layer of a prescribed pattern at least among the surface and a rear face, 1 or two or more above-mentioned patternizing 3 layered films in which the above-mentioned reinforcement film was removed, The laminate sheet formation process which laminates so that the above mentioned metal layer, or a patternizing metallic foil and a semi-hardening complex-dielectrics layer may lap, laminates and carries out heat pressing so that the semihardening complex dielectrics layer of the above-mentioned 3 layered films of 1 in which the above mentioned reinforcement film was removed on the abovementioned patternizing metallic foil of an uppermost surface may lap, and forms a laminate sheet, It is a manufacturing method of a core substrate provided with the through-hole formation process which forms two or more

breakthroughs which penetrate the surface and rear surface of the abovementioned laminate sheet, and the surface and rear surface metal layer formation process which a through hole conductor is formed in the abovementioned breakthrough, and forms the surface side metal layer and the rearface side metal layer in the surface and rear surface of the above-mentioned laminate sheet.

[0043]In the manufacturing method of the core substrate of this invention, 3 layered films and patternizing 3 layered film are formed beforehand, Heat pressing of the patternizing 3 layered film and 3 layered films which removed the reinforcement film is laminated and carried out to either at least among the surface of a central substrate, and a rear face with a laminate sheet formation process, and a laminate sheet is formed at once. Therefore, it is not necessary to form one layer of complex-dielectrics layers and metal layers in the surface and the rear face of a central substrate at a time in order like [ in the case of forming a build-up multilayer interconnection board ]. Since 3 layered films and patternizing 3 layered film are formed independently beforehand, it laminates and a laminate sheet can be formed at once, a core substrate production process becomes simply and short, and can manufacture a core substrate inexpensive. Since the 3 layered films and patternizing 3 layered film which removed the reinforcement film were laminated, electric capacity of the stratified capacitor formed can be enlarged.

[0044]moreover -- since the 3 layered films and patternizing 3 layered film which have a reinforcement film were used -- handling of a complex-dielectrics layer or a metal layer -- since it is easy, and workability is good even when a metallic foil and semi-hardening complex-dielectrics layer thickness are made thin even if, a core substrate can be manufactured easily. Since the semi-hardening complex-dielectrics layer is covered with the reinforcement film, garbage etc. can be prevented also from adhering to the semi-hardening complex-dielectrics layer in the state where it is adhesive for semi-hardening, and fault generating by garbage can also be prevented.

[0045]

[Mode for carrying out the invention] (Embodiment 1) It ranks second and the embodiment of the core substrate and wiring board concerning this invention, and a manufacturing method for the same is described with Drawings. The core substrate 110 shown in <u>drawing 1</u> is laminated the five-layer complex-dielectrics layers 111-115, these complex-dielectrics layer 111 grade, and by turns, It has the metal layers 101-106 which consist of Cu formed in between the layer, the figure Nakashita side of the complex-dielectrics layer 111, and the figure Nakagami side of the complex-dielectrics layer 115, respectively, and the through hole conductor 107 which is formed in the inner skin of the breakthrough H and similarly consists of Cu(s). The complex-dielectrics layer 111 grade and the metal layer 101 grade which counters via these constitute the stratified capacitor C1 which has a dielectric layer of five layers. What (for example, the metal layers 103 and 105, or 102 and 104) is made into common electric potential among each inside metal layers (inside metal layer) 102-105,

For example, conduction is carried out to the metal layer 101,106 on the core substrate surface 110A or the rear face 110B of a core substrate by the 1st through hole conductor 107A or the 2nd through hole conductor 107B, respectively. That is, direct continuation of the 1st inside metal layer 102,104 chosen every other layer among inside metal layers is carried out to the 1st through hole conductor 107A. On the other hand, direct continuation of the 2nd inside metal layer 103,105 which was not chosen is carried out to the 2nd through hole conductor 107B. It is used as an electrode which constitutes the stratified capacitor C1, and also the outside metal layer 101,106 is used as a wiring layer.

[0046] Like the 3rd through hole conductor 107C, in order to use for signal wiring etc., there are some which are not conducted in the through hole conductor 107 with internal metal layer 102 grade. In this core substrate 110, as described above, a part of metal layers 102 and 104 and metal layers 101 and 106 have conducted mutually, and on the other hand, a part of metal layers 103 and 105 and metal layers 101 and 106 have conducted mutually. Therefore, these metal layers are making the stratified capacitor C1 by countering on both sides of each complex-dielectrics layer 111 grade. [0047] And three sorts of through hole conductors 107A, 107B, and 107C, Since it has extended to the surface 110A and the rear face 110B of the core substrate 110, a wiring layer formed in the rear-face 110B side of the core substrate 110 and a wiring layer formed in the surface 110A side are connectable via these through hole conductors 107. Here, since it means inserting the stratified capacitor C1 in parallel between power supply potential and earth potentials when the 1st through hole conductor 107A is connected to power supply wiring and the 2nd through hole conductor 107B is connected to grounding wiring, for example, a noise on which such potential is overlapped is absorbable. On the other hand, if it is connected with the 3rd through hole conductor 107C, signal wiring is in a state divorced from the stratified capacitor C1, and can let inside of the core substrate 110 pass. [0048] It is what each of complex-dielectrics layer 111 grades shall be 50 micrometers in thickness, and consists BaTio<sub>3</sub> powder of a ceramic metal-resin composite material which distributed 30vol% and Cu powder in an epoxy resin 20vol%, A dielectric constant is made higher than usual resin by mixing of BaTio<sub>3</sub> powder of high permittivity (specific-inductive-capacity epsilonr= about 18000), and Cu powder (epsilonr=30). For this reason, let electric capacity of the stratified capacitor C1 which the core substrate 110 constitutes (built-in) be a comparatively big value (electric capacity 3.0nF).

[0049]Subsequently, the wiring board 100 is explained. The wiring board 100 shown in drawing 2 forms in the surface and rear surfaces 110A and 110B of this core substrate 110 the two-layer wiring layer 125,145,135,155 which consists of the resin insulating layers 121, 141, and 161,131,151,171 of three layers which consist of epoxy resins, respectively, and Cu. Each wiring layer 125 grade is formed between layers of resin insulating layer 121 grade, and it contains the beer conductors 125V, 145V, 135V, and 155V for connecting with a

metal layer and a wiring layer which are located in a lower layer. An inside of the through hole conductor 107 of the core substrate 110 is filled up with the plug material 116 which consists of epoxy resins, respectively, and it is closed by the occlusion parts 101C and 106C formed in the metal layer 101,106, respectively.

[0050] This wiring board 100 builds in the stratified capacitor C1 formed in the core substrate 110, and can connect an IC chip (not shown) and a stratified capacitor which are carried in the wiring board surface (IC chip mounting surface) 100A in a very near distance so that he can understand easily from the above-mentioned explanation. Therefore, noise rejection can be performed certainly. Signal wiring can be designed and taken about with the same line width as usual among the wiring layers 125,145,135,155 which form the resin wiring layer 121,141 grade itself between layers of resin insulating layer 121 grade unlike a case where it is considered as a thing of high permittivity. It is because the same epoxy resin as usual can be used for resin insulating layer 121 grade, so these dielectric constants do not change to it, therefore impedance of signal wiring does not change to it, either. Therefore, a design of a signal wiring layer wiring layer, etc. can be made easy. [0051] The occlusion parts 101C and 106C are formed, and occlusion part top beer conductor 125V1,135V1 which carries out direct continuation to this occlusion part is formed on this occlusion part 101C and 106C, respectively. Since the through hole conductor 107 and occlusion part top beer conductor 125V1,135V1 are connectable in a very short distance if it does in this way,

resistance and an inductance which wiring layer 125 grade has can be reduced. Therefore, especially, wiring between the stratified capacitor C1 and an IC chip is shortened, and it is useful to prevent invasion of a noise as low resistance and a low inductance.

[0052]Subsequently, the manufacturing method of the above-mentioned core substrate 110 is explained. First, a three-layer film formation process is explained. As shown in drawing 3 (a), it is a 10-100-micrometer-thick range (in this example.) about the complex-dielectrics paste which prepared the 18-micrometer-thick copper foil 11, and made the upper surface 11A distribute the powder and Cu powder of BaTio3 to epoxy resin paste. It applies to about 60 micrometers and the unhardened complex-dielectrics layer 12C is formed. Then, in order to raise viscosity, maintaining surface adhesiveness, desiccation for 50 x 60 minutes is performed.

[0053] Subsequently, reinforcement film RF which consists of 200-micrometer-thick polyimide or polyester is stuck on the surface 12A of an unhardened complex-dielectrics layer, it heats on the conditions for 80 x 60 minutes, and the copper foil 11, the complex-dielectrics layer 12 of a semi hardened state, and the 3 layered films 10 that have reinforcement film RF in this order are formed. Since these 3 layered films 10 are reinforced with reinforcement film RF, Since it will have the rigidity which is equal to the handling in each process even if the thickness of the copper foil 11 and the patternizing copper foil 21 and 31 mentioned later, or the semi-hardening complex-dielectrics layer

12 is thin, handling is easy, A core substrate with thin metal layer 101 grade and thin complex dielectrics layer 111 grade as shown in drawing 1 can be formed easily. In these 3 layered films 10, since it has structure which sandwiched the adhesive semi-hardening complex-dielectrics layer 12 with the copper foil 11 and reinforcement film RF, dust is prevented also from adhering to the semi-hardening complex-dielectrics layer 12. Since the complexdielectrics paste was applied and the unhardened complex-dielectrics layer 12C was formed on the copper foil 11 in these 3 layered films 10, neither air nor dust intervenes between the copper foil 11 and the semi-hardening complex-dielectrics layer 12, and both adhesion is good. It is more desirable when the upper surface 11A of the copper foil 11 is beforehand roughened with techniques, such as blackening treatment, needlelike plating, and roughening etching, in order to raise these both adhesion further. [0054] Subsequently, three layers of patternizing film formation process is explained. As shown in drawing 4 (a), dry film DF is stuck on the exposed surface 11B (figure Nakagami side) of the copper foil 11 among these 3 layered films 10, exposure development is carried out, and the opening DFO of a prescribed pattern is formed. Subsequently, as shown in drawing 4 (b), the copper foil 11 is etched, it is considered as the 1st patternizing copper foil 21 of a prescribed pattern, dry film DF is exfoliated, and the 1st patternizing 3 layered film 20 is formed. Similarly, as shown in drawing 4 (c), the 2nd patternizing 3 layered film 30 which has the 2nd patternizing copper foil 31 which is different in the 1st patternizing 3 layered film 20 is also formed. In a laminate sheet formation process which following, when it laminates, in order to raise adhesion with the adjacent semi-hardening complex-dielectrics layer 12, when an exposed surface of the patternizing copper foil 21 and 31 is beforehand roughened with techniques, such as blackening treatment, needlelike plating, and roughening etching, it is more desirable. [0055] Then, in a laminate sheet formation process, as shown in drawing 5 (a), the copper foil 11 of the bilayer film 10C which removed reinforcement film RF among the 3 layered films 10 shown in drawing 3(b) is turned down (bottom of the heap), The 1st and 2nd patternizing bilayer films 20C and 30C which similarly removed reinforcement film RF of the 1st and 2nd patternizing 3 layered films 20 and 30, respectively are laminated in order. Specifically, it laminates so that the semi-hardening complex-dielectrics layer 12 and the patternizing copper foil 21 and 31 may lap by turns. In this embodiment, the 1st patternizing bilayer film 20C and the 2nd patternizing bilayer film 30C were laminated every [two-layer one] and by turns, respectively. And the 18micrometer-thick copper foil 41 is piled up on the semi-hardening complexdielectrics layer 12 of an uppermost surface, in a vacuum, heat pressing is carried out to figure Nakagami down on condition of 180 x2Hr and 30 kg/cm<sup>2</sup>, an epoxy resin of a complex-dielectrics layer is stiffened, and the layered product 50 shown in drawing 5 (b) is formed at once. The five-layer complexdielectrics layers 111-115 and the metal layers 102-105 of a prescribed pattern are laminated by turns, and this layered product 50 has the copper foil 11 and

41 in those surface and rear surfaces 50A and 50B.

[0056]Then, in a through-hole formation process, as shown in drawing 6, the surface and rear surface 50A of this laminate sheet 50 and the breakthrough H with a diameter of 60 micrometers which penetrates between 50B are punched in a specified position using the 4th harmonics of an YAG laser. What the end faces 102H and 104H of metal layer 102 grade, or 103H and 105H expose is formed in inner skin of the punched breakthrough H. That is, inside of the patternizing metallic foils 21 and 31 used as the inner layer metal layers 102-105, The 1st breakthrough H1 that the 1st patternizing metallic foils 21 and 21 selected every other layer expose to inner circumference, the 2nd breakthrough H2 that the 2nd patternizing metal layers 31 and 31 which were not chosen expose to inner circumference, and the 3rd breakthrough H3 that exposes neither of the patternizing metal layers, 21 nor 31, are formed. In consideration of an aperture, construction material of a laminate sheet, etc., the 3rd harmonics of an YAG laser, a CO2 laser, or a drill may perform punching.

[0057] In a surface and rear surface metal layer formation process, the through hole conductor 107 is formed with the publicly known PTH formation technique in the breakthrough H, and using the copper foil 11 and 41, the metal layer 101,106 of a prescribed pattern is formed and the core substrate 110 is completed (refer to drawing 1). Metal layer 102 grade among [ 107A and 107B] the through hole conductors 107 (for example, the 1st and 2nd through hole conductors), Since it conducts in end-face 102H grade, as mentioned above, metal layer 102 grade which makes a counterelectrode of a stratified capacitor, Through these 1st and 2nd through hole conductors 107A and 107B, it was led to the surface and rear surfaces 110A and 110B of the core substrate 110, and has conducted with the metal layer 101,106, respectively. [0058]In the state of this core substrate 110, existence and insulation resistance with a poor short circuit of the stratified capacitor C1, or electric capacity is checked. Thereby, when the metal layers 102 and 103 contact and short-circuit, for example and the stratified capacitor C1 is a short defect, in the case where electric capacity is outside a standard range, it is judged that the core substrate 110 is poor and it is discarded. Since noise rejection capability increases so that the electric capacity of a capacitor is large, it is preferred to make electric capacity high as much as possible, but for that purpose, it is thin in the thickness of complex-dielectrics layer 111 grade, Or in order to make the dielectric constant of a complex-dielectrics layer high for the area (specifically area of each metal layer) of the core substrate 110 further widely, the technique of making the addition of metal powder, such as copper powder, increase etc. can be considered.

[0059] However, since it is what carries out all of this technique that it is easy to produce the short defect of a capacitor, the short defect of a stratified capacitor increases and the yield falls easily. On the other hand, in this embodiment, since the check of a stratified capacitor is made in the state of the core substrate 110, Since a resin insulating layer etc. are not formed but a

fault article can be removed in the stage of the comparatively low core substrate 110 of added value, in the inside of the manufacturing process of the wiring board 100 which following-, or after manufacture, the fall of the yield by a poor stratified capacitor and the loss by an abandonment article can be suppressed low.

[0060]What is necessary is henceforth, just to form the wiring board 100 with a publicly known technique, using this core substrate 110 like the usual core substrate. As first shown in <u>drawing 7</u>, it is filled up with the plug material 116 which becomes the breakthrough 107H inside the through hole conductor 107 from an epoxy resin, and, specifically, the occlusion parts 101C and 106C are formed by plating.

[0061]Subsequently, after sticking a photosensitive epoxy resin film on the surface and rear surfaces 110A and 110B of the core substrate 110, carrying out exposure development and forming a via hole, make it harden, consider it as the resin insulating layer 121,131, and further with a semiadditive process. The wiring layer 125,135 which consists of copper and contains the beer conductors 125V and 135V is formed (refer to drawing 8).

[0062] After that, the wiring layer 145,155 which contains the resin insulating layer 141,151 and the beer conductors 145V and 155V similarly is formed, the resin insulating layer 161,171 which plays a role of a SOREDA resist is formed further, and the wiring board 100 is completed (refer to <u>drawing 2</u>).

[0063]So that he can understand easily from the above-mentioned explanation in this embodiment. Although the layered product 50 is formed, since the 3 layered film 10 and the patternizing 3 layered films 20 and 30 were used, There is no necessity of forming complex-dielectrics layer 111 grade and metal layer 101,102 grade in order, and since it prepares, and the 3 layered films 10 for a required number of layers and patternizing 3 layered-film 20 grade are laminated and can be formed at once, the core substrate 110 can be formed easily. Though this core substrate 110 is built [a stratified capacitor] in, since resin insulating layer 121 grade and wiring layer 125 grade can be formed in those surface and rear surfaces 110A and 110B by the same equipment and process as a case where the conventional core substrate is used, The wiring board 100 which built in a capacitor can form easily.

[0064](Modification) It ranks second and the core substrate 510 and the wiring board 500 of a modification of the above-mentioned Embodiment 1 are explained with reference to Drawings. The core substrate 510 and the wiring board 500 of this modification consist of the same construction material as the core substrate 110 of the above-mentioned Embodiment 1, and the wiring board 100, and have the almost same structure. However, although manufactured in the above-mentioned wiring board 100 in what is called stagger DOBIA form formed in the position which shifted the beer conductor 145 to the plane direction to the beer conductor 125V, it forms in this modification in the form of the stacked beer which accumulates a beer conductor on a thickness direction and forms it. Since it differs three sorts of through hole conductors 507A and 507B which the core substrate of this

modification forms, and in that arrangement of 507C has the feature, it explains focusing on a different portion, and it omits or simplifies and the same portion is explained.

[0065] First, the core substrate 510 concerning this modification is explained. As shown in the partial expanded sectional view of drawing 9, the core substrate 510, It laminates like the core substrate 110 of Embodiment 1 the five-layer complex-dielectrics layers 511-515, these complex-dielectrics layer 511 grade, and by turns, It has the metal layers 501-506 which consist of Cu formed in between the layer, the drawing 9 Nakashita side of the complexdielectrics layer 511, and the drawing 9 Nakagami side of the complexdielectrics layer 515, respectively, and the through hole conductor 507 which is formed in the inner skin of the breakthrough H and similarly consists of Cu(s). The complex-dielectrics layer 511 grade and the metal layer 501 grade which counters via these constitute the stratified capacitor C51 which has a dielectric layer of five layers. Direct continuation of the 1st inside metal layer 502,504 chosen every other layer among the inside metal layers 502-505 is carried out to the 1st through hole conductor 507A, and conduction is carried out to the metal layer 501,506 on the core substrate surface 110A or the rear face 110B of a core substrate, respectively. On the other hand, direct continuation of the 2nd inside metal layer 503,505 which was not chosen is carried out to the 2nd through hole conductor 507B, and conduction is carried out to the metal layer 501,506 in a similar manner. It is used as an electrode which constitutes the stratified capacitor C51, and also the outside metal layer 501,506 is used as a wiring layer.

[0066]Like the 3rd through hole conductor 507C, in order to use for signal wiring etc., there are some which are not conducted in the through hole conductor 507 with internal metal layer 502 grade. In this core substrate 510, as described above, a part of metal layers 502 and 504 and metal layers 501 and 506 have conducted mutually, and on the other hand, a part of metal layers 503 and 505 and metal layers 501 and 506 have conducted mutually. Therefore, these metal layers are making the stratified capacitor C51 by countering on both sides of each complex-dielectrics layer 511 grade. And three sorts of through hole conductors 507A, 507B, and 507C, Since it has extended to the surface 510A and the rear face 510B of the core substrate 510, the wiring layer formed in the rear-face 510B side of the core substrate 510 and the wiring layer formed in the surface 510A side are connectable via these through hole conductors 507. Here, since it means inserting the stratified capacitor C51 in parallel between power supply potential and earth potentials when the 1st through hole conductor 507A is connected to power supply wiring and the 2nd through hole conductor 507B is connected to grounding wiring, for example, the noise on which such potential is overlapped is absorbable. On the other hand, if it is connected with the 3rd through hole conductor 507C, signal wiring is in the state divorced from the stratified capacitor C51, and can let the inside of the core substrate 510 pass.

[0067] Subsequently, the wiring board 500 concerning this modification is

explained. The top view is shown in <u>drawing 12</u>, and the bottom view is shown for the partial expanded sectional view of the wiring board 500 in <u>drawing 11</u> at <u>drawing 13</u>. The wiring board 500 has the almost same section structure as the above-mentioned Embodiment 1, The two-layer wiring layer 525,545,535,555 which consists of the resin insulating layers 521, 541, and 561,531,551,571 of three layers which consist of epoxy resins, respectively, and Cu is formed in the surface and rear surfaces 510A and 510B of the above-mentioned core substrate 510, respectively. It is formed between the layers of resin insulating layer 121 grade, and the beer conductors 525V, 545V, 535V, and 555V for connecting with the metal layer and wiring layer which are located in a lower layer are included in each wiring layer 525 grade. The inside of the through hole conductor 507 of the core substrate 510 is filled up with the plug material 516 which consists of epoxy resins, respectively, and it is closed by the occlusion parts 501C and 506C formed in the metal layer 501,506, respectively.

[0068]To the surface 500A side of this wiring board 500. As shown in a top view of drawing 12, many openings 561H formed in the resin insulating layer 561 are formed in the shape of an approximately lattice so that IC chip CH may be carried in a plane direction approximately center part and the terminal CHB of IC chip CH can be connected to a center section by flip chip bonding. In this opening 561H, the wiring layer 545 or the beer conductor 545V is exposed so that he can understand easily from drawing 11. On the other hand, as shown in a bottom view of drawing 13, the opening 571H was formed in the shape of a lattice all over almost [method / of the resin insulating layer 571 / of flat surface ], and the wiring layer 555 containing the beer conductor 555V has exposed the rear-face 500B side of the wiring board 500 in the opening 571 for connection with other wiring boards, such as a mother board.

[0069]This wiring board 500 as well as the wiring board 100 of Embodiment 1 builds in the stratified capacitor C51 formed in the core substrate 510, and can connect IC chip CH and the stratified capacitor C51 which are carried in the wiring board surface 500A which is an IC chip mounting surface in a very near distance. Therefore, noise rejection can be performed certainly. Signal wiring can also be designed and taken about with the same line width as usual, and a design of a signal wiring layer wiring layer, etc. can be made easy. Since the occlusion parts 501C and 506C are formed and the beer conductors 525V and 535V are used as an occlusion part top beer conductor which carries out direct continuation of the occlusion part 501C etc., The through hole conductor 507 and occlusion part top beer conductor 525V grade can be connected in a very short distance, and resistance and an inductance which wiring layer 525 grade has can be reduced.

[0070]In this wiring board 500, there are some which are being made into stacked beer form of having accumulated the beer conductors 545V and 555V on the beer conductors 525V and 535V. A portion corresponding to an IC chip at the time of carrying IC chip CH in the wiring board 500 especially, at drawing 11, as a two-dot chain line shows, Namely, it forms in the above

stacked beer forms about wiring which ties the 1st and 2nd through hole conductors 507A and 507B in the IC corresponding point Q which projects IC chip CH on a thickness direction, and the terminal CHB of IC chip CH. Thus, since wiring between the stratified capacitor C51 and an IC chip can be especially shortened if form of stacked beer is used, it is useful to become low resistance and a low inductance further and to prevent invasion of a noise. [0071] Since IC chip CH is carried in the wiring board surface 500A side here as mentioned above, and it connects with other wiring boards by the rear-face 500B side, within the wiring board 500, The wiring to which between the wiring layer 545 and the beer conductor 545V which are exposed in the opening 561H, and the wiring layers 555 exposed in the opening 571H is connected is formed. Therefore, as mentioned above to the core substrate 510, three sorts of through hole conductors 507 are formed, but in the core substrate 510 of this modification, as the through hole conductor 507 is shown in drawing 10, it arranges to a plane direction. In this figure, it is a black dot, and the 1st and 2nd through hole conductors 507A and 507B are expressed with a circle [white], and the 3rd through hole conductor 507 was easier to understand the difference in arrangement by the kind of through hole conductor, and is expressing them. The portion surrounded by the two-dot chain line even in this figure shows the IC corresponding point Q. this IC corresponding point Q -- the core substrate 510 -- it is mostly located in a center section. PP' section shown with a dashed line is equivalent to the section shown in drawing 9.

[0072]Within the IC corresponding point Q which is a center section, many 1st through hole conductors 507A and 2nd through hole conductors 507B are formed among three kinds of through hole conductors 507A, 507B, and 507C so that he can understand easily from drawing 10. On the other hand, a small number of formation is only carried out, and the 3rd through hole conductor 507C has become less than the number of the 1st and 2nd through hole conductors 507A and 507B. On the other hand, many 3rd through hole conductors 507C are formed in the peripheral edge part of the outside of the IC corresponding point Q, and if it sees about the 3rd through hole conductor 507C, the number formed in the peripheral edge part is increased rather than the number formed in the IC corresponding point Q. That is, many of 3rd through hole conductors 507C used for signal wiring etc. are formed in the peripheral edge part from the IC corresponding point Q.

[0073] Thus, it is from the following Reasons to arrange the through hole conductor 507. That is, it is preferred to follow the terminal CHB of IC chip CH with each electrodes (metal layer) 501-506 of the stratified capacitor C51 of the core substrate 510, and to connect the 1st through hole conductor 507A and the 2nd through hole conductor 507B in the shortest possible distance. For this reason, if it is desirable, and locating the 1st and 2nd through hole conductors 507A and 507B directly under IC chip CH forms many 1st and 2nd through hole conductors 507A and 507B and it moreover connects in parallel, The resistance of wiring which ties the 1st and 2nd through hole conductor

507A, etc. and these and an IC chip can be reduced further. Therefore, it is preferred to form many 1st and 2nd through hole conductors 507A and 507B in directly under [ of IC chip CH / Q ], i.e., IC corresponding point. On the other hand, since signal wiring using the 3rd through hole conductor 507C cannot ask for their being low resistance and a low inductance so much, if it says from the field of resistance or an inductance, it is not necessary to necessarily form it in the IC corresponding point Q. Therefore, by arranging the 3rd through hole conductor 507C to the peripheral edge part of the IC corresponding point Q as much as possible, the necessity of taking into consideration the 3rd through hole conductor 507C decreases, and many 1st and 2nd through hole conductors 507A etc. can be easily arranged now. That is, the stratified capacitor C51 and IC chip CH can be connected more now with low resistance and a low inductance.

[0074]It not only formed the beer conductors 525V and 535V in the occlusion parts 501C and 506C provided in the through hole conductor 507 in piles directly, but in the wiring board 500 of this modification, it forms wiring in the stacked beer form of having accumulated the beer conductor 525V, and 545V, 535V and 555V. For this reason, it is further connectable with IC chip CH at low resistance and a low inductance. In this wiring board and core substrate 510. In consideration of arrangement of three sorts of through hole conductors 507, in the IC corresponding point Q of a center section. Arrange so that the 1st and 2nd through hole conductors 507A and 507B may increase more than the 3rd through hole conductor 507C, and moreover, the 3rd through hole conductor 507C, Since it was made for the number with which the peripheral edge part of the IC corresponding point Q was formed to increase more than the number of what was formed in the IC corresponding point Q, Many 1st and 2nd through hole conductors 507A and 507B can be formed easily, and the stratified capacitor 51 and IC chip CH can be further connected with low resistance and a low inductance. Formation of the core substrate 510 and the wiring board 500 of this modification is good like the above-mentioned Embodiment 1.

[0075] (Embodiment 2), next a 2nd embodiment are described. Since it differs from Embodiment 1 at the point which has the central substrate 211 at the center, and equipped the surface and rear surface with the stratified capacitor, the core substrate 210 of this embodiment is explained focusing on a different portion, and it omits or simplifies and it explains the same portion.

[0076] The core substrate 210 of this embodiment shown in <u>drawing 14</u> is provided with the following.

The central substrate 211 with a thickness of 600 micrometers which consists of a glass fiber-epoxy resin composite material.

The stratified capacitor C21, C22 which were formed in the surface and rear surfaces 211A and 211B, respectively.

concrete -- the central substrate 211 and 50 micrometers in thickness -- BaTio<sub>3</sub> powder -- 30vol% and Cu powder -- 20vol% -- with the complex-dielectrics layer 212,213 which consists of a ceramic metal-resin composite material distributed

in the epoxy resin. It has the metal layers 201,203 and 202,204 which counter on both sides of this, respectively, and consist of Cu(s), and also has the through hole conductor 207 which is further formed in the inner skin of the breakthrough H, and similarly consists of Cu(s). The complex-dielectrics layer 212,213, the metal layer 201 which counters via these, and 203, 202 and 204 constitute the respectively stratified capacitor C21 and C22. Conduction of the metal layer 201,202 of an internal layer is carried out to the metal layer 203,204 on the core substrate surface 210A or the rear face 210B of a core substrate by the 1st through hole conductor 207A or the 2nd through hole conductor 207B, respectively.

[0077] That is, the inside of the metal layer by which the 1st through hole conductor 207A is contained in the stratified capacitor C21 by the side of the surface, Direct continuation is carried out to the metal layer 203 which makes one electrode of this stratified capacitor C21, and direct continuation is carried out to the metal layer 202 which makes one electrode of this stratified capacitor C22 further among the metal layers contained in the stratified capacitor C22 by the side of a rear face. The inside of the metal layer by which the 2nd through hole conductor 207B is contained in the stratified capacitor C21 by the side of the surface, Direct continuation is carried out to the metal layer 201 which makes the electrode of another side of this stratified capacitor C21, and direct continuation is carried out to the metal layer 204 which makes the electrode of another side of this stratified capacitor C22 further among the metal layers contained in the stratified capacitor C22 by the side of a rear face. [0078] It is used also as the stratified capacitor C21 and an electrode which constitutes C22, and also the outside metal layer 203,204 is used as a wiring layer. Like the 3rd through hole conductor 207C, in order to use for signal wiring etc., there are some which are not conducted in the internal metal layer 201,202 in the through hole conductor 207. And three sorts of through hole conductors 207A, 207B, and 207C, Since it has extended to the surface 210A and the rear face 210B of the core substrate 210, the wiring layer formed in the rear-face 210B side of the core substrate 210 and the wiring layer formed in the surface 210A side are connectable via these through hole conductors 207.

[0079]This core substrate 210 forms the one-layer complex-dielectrics layer 212,123 and the two-layer metal layers 201,203 and 202,204 in that surface 211A and rear face 211B centering on the central substrate 211, respectively. And if the surface sees about a layer corresponding to peace and the back side, such construction material is same material and is made into the same thickness. Therefore, curvature by such imbalance does not generate this core substrate 201 easily.

[0080]Since the stratified capacitor C21 and C22 are built in, also in this core substrate 210, like the core substrate 110 of Embodiment 1, so that he can understand easily, When a resin insulating layer and a wiring layer are further formed in this core substrate 210 and a wiring board is manufactured, since [ of an IC chip ] a capacitor will be arranged very much to the

neighborhood, invasion of a noise can be prevented effectively. If connecting the 1st through hole conductor 207A to power supply wiring and connecting the 2nd through hole conductor 207B to grounding wiring, for example, speaking concretely, Since it means inserting the stratified capacitor C21 and 22 in parallel between power supply potential and earth potentials, a noise on which such potential is overlapped is absorbable. If it is connected with the 3rd through hole conductor 207C, signal wiring is in the stratified capacitor C21 and a state divorced from 22, and can let inside of the core substrate 210 pass. [0081] In this core substrate 210, it is thicker than the complex-dielectrics layer 212,213, Since the metal layer 201 grade and the complex-dielectrics layer 212,213 are formed in these surface and rear surfaces 211A and 211B using the central substrate 211 which consists of a glass fiber-epoxy resin composite material, The mechanical strength of the core substrate 210 is high, and since it can be equal to modification etc., handling becomes still easier. Since the rigidity of the central substrate 211 is high, it is because this can be made to support the rigidity of the core substrate 210 whole. In the abovementioned Embodiment 1, the complex-dielectrics layers 111-115 which all mixed BaTiO3 powder and Cu powder in the epoxy resin were used as a dielectric layer of the stratified capacitor C1. However, although electric capacity falls, a part of dielectric layer which constitutes a stratified capacitor, such as replacing with the complex-dielectrics layer 111,115 and, using the dielectric layer by the resin which is not mixing BaTiO3 powder and also Cu powder for example, may be the construction material which does not contain high dielectric powder.

[0082] Subsequently, the wiring board 200 is explained. The wiring board 200 shown in drawing 15 to the surface and rear surfaces 210A and 210B of the above mentioned core substrate 210. The two layer wiring layer 225,245,235,255 which consists of the resin insulating layers 221, 241, and 261,231,251,271 of three layers which consist of epoxy resins, and Cu like Embodiment 1 is formed, respectively. Each wiring layer 225 grade is formed between the layers of resin insulating layer 221 grade, and it contains the beer conductors 225V, 245V, 235V, and 255V. The inside of the through hole conductor 207 of the core substrate 210 is filled up with the plug material 216 which consists of epoxy resins, respectively, and it is closed by the occlusion parts 203C and 204C formed in the metal layer 203,204, respectively. [0083] A stratified capacitor formed in the core substrate 210 is built in, an IC chip (not shown) and a stratified capacitor which are carried in the wiring board surface 100A can be connected in a very near distance, and this wiring board 200 can also perform noise rejection certainly. Wiring layer 225 grade can be designed and taken about with the same line width as usual like Embodiment 1. Therefore, a design of a signal wiring layer wiring layer, etc. can be made easy.

[0084] The occlusion parts 203C and 204C are formed, and the beer conductors 225V and 235V are formed on this occlusion part 203C and 204C, respectively. These beer conductors 225V and 235V are the occlusion parts 203C and 204C

and an occlusion part top beer conductor which carries out direct continuation. Since the through hole conductor 107 and the beer conductors 225V and 235V are connectable in a very short distance if it does in this way, resistance and an inductance which wiring layer 225 grade has can be reduced. Therefore, especially, wiring between the stratified capacitor C21, and C22 and an IC chip is shortened, and it is useful to prevent invasion of a noise as low resistance and a low inductance. in addition -- manufacturing in the form of stagger DOBIA formed in Embodiment 1 while shifting a position of each beer conductor 125 grade -- (refer to drawing 2) -- in this wiring board 200, Each beer conductor 225V, and 245V, 235V and 255V are formed in the form of a heap of states, i.e., stacked beer, so that he can understand easily from drawing 15. If it forms from this stacked beer, the length of wiring which pulls out to the wiring board surface 200A, an electrode, i.e., metal layer 201 grade, of a capacitor, will be made short, And since the beer conductors 225V and 235V which are located downward unlike dished stagger DOBIA serve as form with which a conductor was filled up, wiring can also be formed thickly and resistance becomes low. Therefore, since an inductance which wiring has becomes small, invasion of a noise can be controlled further. [0085]Subsequently, a manufacturing method of the above mentioned core substrate 210 is explained. A three-layer film formation process is the same (refer to drawing 3) with Embodiment 1. On the other hand, as shown in drawing 16, the metal layer 201,202 of a prescribed pattern is beforehand formed in the surface and rear surfaces 211A and 211B of the central substrate 211, respectively.

[0086]Then, in a laminate sheet formation process, as shown in drawing 17 (a), as the metal layer 201,202 and the semi-hardening complex dielectrics layer 12 lap, they laminate the double film 10C which removed reinforcement film RF of the 3 layered film 10, respectively. Then, in a vacuum, heat pressing is carried out to figure Nakagami down on condition of 180 x2Hr and 30kg[/cm] <sup>2</sup>, an epoxy resin of a complex dielectrics layer is stiffened, and the layered product 60 shown in drawing 17 (b) is formed at once. As for this layered product 60, the metal layer 201,202 of a prescribed pattern, the complex dielectrics layer 212,213, and the copper foil 11 and 11 are laminated by the surface and rear surfaces 211A and 211B of the central substrate 211, respectively.

[0087]Then, in a through-hole formation process, as shown in drawing 18, the surface and rear surface 60A of this laminate sheet 60 and the breakthrough H with a diameter of 60 micrometers which penetrates between 60B are punched in a specified position using the 4th harmonics of an YAG laser. What the end faces 201H and 202H of the metal layer 201,202 expose is formed in the inner skin of the punched breakthrough H. That is, the 1st breakthrough H4 that the metal layer 202 exposes to inner circumference, the 2nd breakthrough H5 that the metal layer 201 exposes to inner circumference, and the 3rd breakthrough H6 that exposes neither of the metal layer 201,202 are formed. [0088]In a surface and rear surface metal layer formation process, form the

through hole conductor 207 with the publicly known PTH formation technique in the breakthrough H, and. Using the copper foil 11 and 11 of the laminate sheet surface and rear surfaces 60A and 60B, the metal layer 203,204 of a prescribed pattern is formed and the core substrate 210 is completed (refer to drawing 14). The metal layer 201,202 among [207A and 207B] the through hole conductors 207 (for example, the 1st and 2nd through hole conductors), Since it conducts in the end-face 201H grade, respectively, as mentioned above, the metal layer 201,202 which makes the counterelectrode of a stratified capacitor, Through these 1st and 2nd through hole conductors 207A and 207B, it was led to the surface and rear surfaces 210A and 210B of the core substrate 210, and has conducted with the metal layer 203,204, respectively. [0089] Thus, if the core substrate 210 is completed, the stratified capacitor C21, existence and insulation resistance with a poor short circuit of C22, or electric capacity will be checked in the state of this core substrate 210 like Embodiment 1. If the short defect of a stratified capacitor, electric capacity substandard, etc. are detected by this when the metal layers 201 and 203 contact and short-circuit, for example, the poor core substrate 210 will be discarded. Also in this core substrate 210, since it is preferred like the abovementioned core substrate 110 to make electric capacity high, it can consider making thin thickness of complex-dielectrics layer 212 grade, and making area of the core substrate 210 large, or making the metal-powder addition of a complex-dielectrics layer increase. However, by these, the short defect of a stratified capacitor increases and the yield falls easily. On the other hand, in the core substrate 210, since the quality check of a stratified capacitor is made in this state, Since a fault article is removable in the stage of the comparatively low core substrate 210 of added value, the fall of the yield by the poor stratified capacitor in the manufacturing process of the wiring board 200 which following, or after manufacture, and the loss by an abandonment article can be suppressed low.

[0090] What is necessary is henceforth, just to form the wiring board 200 with a publicly known technique like Embodiment 1, using this core substrate 210 like the usual core substrate. As shown in drawing 19, it is filled up with the plug material 216 which becomes a breakthrough inside the through hole conductor 207 from an epoxy resin, and, specifically, the occlusion parts 203C and 204C are formed by plating. Subsequently, as shown in drawing 20, a photosensitive epoxy resin film is stuck on the surface and rear surfaces 210A and 210B of the core substrate 210, After carrying out exposure development and forming a via hole, it is made to harden, and it is considered as the resin insulating layer 221,231, and the wiring layer 225,235 which contains further the beer conductors 225V and 235V which consist of copper with a semiadditive process is formed. After that, the wiring layer 245,255 which contains the resin insulating layer 241,251 and the beer conductors 245V and 255V like the above is formed, the resin insulating layer 261,271 which plays the role of a SOREDA resist is formed further, and the wiring board 200 is completed (refer to drawing 15).

[0091]Although the above mentioned embodiment showed the example in which the stratified capacitor C22 which becomes the rear face 211B from the metal layer 202,204 and the complex-dielectrics layer 213 again about the stratified capacitor C21 which consists of the metal layer 201,203 and the complex-dielectrics layer 212 was formed on the surface 211A of the central substrate 211, When the electric capacity to need is small, a stratified capacitor may be formed in either the surface or a rear face according to a case.

[0092]Or when the electric capacity to need is large contrary to this, The stratified capacitor C41 and the complex-dielectrics layer of C42 which are formed in the surface and rear surface of the central substrate 211 are made into plurality (at drawing 21, it is two-layer [212,414 and 213,415], respectively), respectively like the core substrate 410 shown in drawing 21 as a modification of Embodiment 2, A metal layer (drawing 21 metal layers 201, 403, and 405,202,404,406) is formed these and by turns, request metal layers are mutually connected by the through hole conductor 407, and it may be made to secure the electric capacity of a capacitor.

[0093] In this core substrate 410, the 1st through hole conductor 407A, Direct continuation is carried out to the metal layer 403 which makes one electrode of this stratified capacitor C41 among metal layers contained in the stratified capacitor C41 by the side of the surface, Direct continuation is carried out to the metal layer 202,406 which makes one electrode of this stratified capacitor C42 among metal layers contained in the stratified capacitor C42 by the side of a rear face. Inside of a metal layer by which the 2nd through hole conductor 407B is contained in the stratified capacitor C41 by the side of the surface, Direct continuation is carried out to the metal layer 201,405 which makes an electrode of another side of this stratified capacitor C41, and direct continuation is carried out to the metal layer 404 which makes an electrode of another side of this stratified capacitor C42 further among metal layers contained in the stratified capacitor C42 by the side of a rear face. As for the 3rd through hole conductor 407C of non-conduction, any of an electrode of the stratified capacitor 41 by the side of the surface and the stratified capacitor 42 by the side of a rear face are contained.

[0094]As a manufacturing method of this core substrate 410, the patternizing copper foil 21 of a desired pattern besides the 3 layered film 10 and the patternizing 3 layered films 20 and 30 (refer to drawing 4) in which 31 grades were formed are prepared beforehand. And on the metal layer 201,202 beforehand formed in the surface and rear surfaces 211A and 211B of the central substrate 211, What is necessary is to laminate previously patternizing 3 layered-film 20 grade which removed reinforcement film RF, respectively, to laminate and carry out heat pressing of the 3 layered films 10 which removed reinforcement film RF after that, to form a layered product, and just to form like the above after that.

[0095]Also in this embodiment or its modification, there is no necessity of forming the complex-dielectrics layer 212,213 and metal layer 201,202 grade

in order although layered product 60 grade is formed so that he can understand easily from the above-mentioned explanation. That is, patternizing 3 layered-film 20 grade is prepared further, and the central substrate 211 in which the metal layer 201,202 was formed, the 3 layered films 10, and since it laminates these and can form at once, the core substrate 210,410 can be formed easily. The core substrate 210,410 which was carried out in this way and formed, Though a stratified capacitor is built in, since resin insulating layer 221 grade and wiring layer 225 grade can be formed in the surface and rear surfaces 210A, 210B, and 410A by the same equipment and process as the case where the conventional core substrate is used, the wiring board 200 etc. which built in the capacitor can form easily.

[0096] Although it was based on Embodiments 1 and 2 and the modification of those and this invention was explained above, this invention is a range which is not limited to the above-mentioned embodiment etc. and does not deviate from the summary, and it cannot be overemphasized that it changes suitably and can apply. For example, although Embodiment 1 showed the core substrate 110 which laminated a five-layer complex-dielectrics layer, it can change suitably, such as increasing or reducing a number of layers according to required electric capacity. Although the thing which made the epoxy resin distribute BaTio<sub>3</sub> powder and Cu powder was used as a complex-dielectrics layer, other high permittivity powder metallurgy group powder can also be used. The 3 layered films 10 which all removed reinforcement film RF in the above-mentioned embodiment, the patternizing 3 layered films 30 [20 and] 10C, i.e., a bilayer film, or the patternizing bilayer films 20C and 30C, It laminated in piles directly in the copper foil 11 and 41, the patternizing copper foil 21, and 31 grades. However, arrange spreading or a binder film for the adhesives which consist of epoxy resins etc., an adhesives layer is made to intervene, and it laminates, and heat pressing may be carried out and a layered product may be formed. In this case, it can be considered as the layered product on which the complex-dielectrics layer 111 grade and the metal layer 102 grade were pasted up certainly.

[0097]Although the 3 layered films 10 and the patternizing 3 layered films 20 and 30 which stuck reinforcement film RF were used in the above-mentioned embodiment, After taking handling and others into consideration, it may be made to use only the bilayer film 10C and the patternizing bilayer films 20C and 30C, without using reinforcement film RF.

[Brief Description of the Drawings]

[Drawing 1] It is a partial expanded sectional view of the core substrate concerning Embodiment 1.

[Drawing 2] It is a partial expanded sectional view of the wiring board concerning Embodiment 1.

[Drawing 3] The state in which (a) formed the complex-dielectrics layer on copper foil, and the state where (b) stuck the reinforcement film and 3 layered films were formed are shown among the manufacturing methods of the core substrate and wiring board concerning Embodiment 1.

[Drawing 4] The state in which (a) formed the etching resist of the prescribed pattern on copper foil, the state which (b) etched copper foil and was fabricated to the prescribed pattern, and the state where (c) molded copper foil into the pattern different from (b) are shown among the manufacturing methods of the core substrate and wiring board concerning Embodiment 1.

[Drawing 5](a) shows the laminate sheet fabricated by (b's) laminating signs that a reinforcement film is removed and laminated, and pressing from 3 layered films among the manufacturing methods of the core substrate and wiring board concerning Embodiment 1.

[Drawing 6] The state where the breakthrough was formed is shown in the laminate sheet shown in <u>drawing 5</u> among the manufacturing methods of the core substrate and wiring board concerning Embodiment 1.

<u>[Drawing 7]</u> It is a partial expanded sectional view showing the state where the bore which was filled up with resin in the bore of the center of a through hole conductor of the core substrate shown in <u>drawing 1</u> among the manufacturing methods of the wiring board concerning Embodiment 1, and formed the conductor also in the upper and lower sides of a bore was closed.

[Drawing 8] It is a partial expanded sectional view showing the state where the resin insulating layer and the wiring layer were formed on the surface and rear surface of the core substrate shown in drawing 7 among the manufacturing methods of the wiring board concerning Embodiment 1.

[Drawing 9] It is a partial expanded sectional view of the core substrate concerning the modification of Embodiment 1.

[Drawing 10] It is a figure showing arrangement of the through hole conductor of the core substrate concerning the modification of Embodiment 1.

[Drawing 11] It is a partial expanded sectional view of the wiring board concerning the modification of Embodiment 1.

[Drawing 12] It is a top view of the wiring board concerning the modification of Embodiment 1.

[Drawing 13] It is a bottom view of the wiring board concerning the modification of Embodiment 1.

[Drawing 14] It is a partial expanded sectional view of the core substrate concerning Embodiment 2.

[Drawing 15] It is a partial expanded sectional view of the wiring board concerning Embodiment 2.

[Drawing 16] It is a partial expanded sectional view of the central substrate which equips a surface and rear surface with the metal layer of a prescribed pattern among the manufacturing methods of the core substrate and wiring board concerning Embodiment 2.

[Drawing 17](a) shows the surface and rear surface laminate sheet fabricated by (b's) laminating signs that 3 layered films which removed the reinforcement film, respectively to the surface and rear surface of the central substrate shown in drawing 11 are laminated, and pressing among the manufacturing methods of the core substrate and wiring board concerning Embodiment 2. [Drawing 18] The state where the breakthrough was formed is shown in the

surface and rear surface laminate sheet shown in <u>drawing 12</u> among the manufacturing methods of the core substrate and wiring board concerning Embodiment 2.

[Drawing 19] It is a partial expanded sectional view showing the state where the bore which was filled up with resin in the bore of the center of a through hole conductor of the core substrate shown in drawing 9 among the manufacturing methods of the wiring board concerning Embodiment 2, and formed the conductor also in the upper and lower sides of a bore was closed.

[Drawing 20] It is a partial expanded sectional view showing the state where the resin insulating layer and the wiring layer were formed on the surface and rear surface of the core substrate shown in drawing 14 among the manufacturing methods of the wiring board concerning Embodiment 2.

[Drawing 21] It is a partial expanded sectional view showing the modification of the core substrate concerning Embodiment 2.

[Drawing 22] It is a partial expanded sectional view showing the conventional wiring board which carries a chip capacitor in the undersurface.

[Explanations of letters or numerals]

110,210,410,510 core substrates

110A, 210A, 410A, the 510A core substrate surface

110B, 210B, 410B, a 510B core substrate rear face

100,200,500 Wiring board

111, 112, 113, 114, 115, 212, 213, 414, 415, 511, and 512,513,514,515 Complex-dielectrics layer

101,102,103, 104,105,106, 201,202,203, 204,403,404, 405,406,501, 502, and 503,504,505,506 Metal layer

107,207,407,507 Through hole conductor

107A, 207A, and 507A The 1st through hole conductor

107B, 207B, and 507B The 2nd through hole conductor

107C, 207C, and 507C The 3rd through hole conductor

C1, C21, C22, C41, C42, and C51 Stratified capacitor

121, 131, 141, 151, 161, 171, 221, 231, 241, 251, 261, 271, 521, and

531,541,551,561 Resin insulating layer

125, 135, 145, 155, 225, 235, 245, 255, and 525,535,545,555 Wiring layer 125V, 135V, 145V, 155V, 225V, 235V, 245V, 255V, 525V, 535V, 545V, and 555V Beer conductor

211 A central substrate

211A A central substrate face

211B A central substrate rear

10 3 layered films

11 and 41 Copper foil

12 Semi-hardening complex-dielectrics layer

21, 31 patternizing copper foil

RF Reinforcement film

50 and 60 Layered product

## (19)日本国特許庁 (JP)

# (12) 公開特許公報(A)

(11)特許出願公開番号 特開2000-244129 (P2000-244129A)

(43)公開日 平成12年9月8日(2000.9.8)


(51) Int.Cl.7	識別記号	FΙ			テーマコード( <del>参考</del> )			
H05K 3/46		H05K	3/46		Q			
				1	N			
H 0 1 G 4/20		1/16		D				
H05K 1/16	H05K 1/16		4/20					
		審查請求	未請求	請求項の数10	OL	(全 23	頁)	
(21)出願番号	<b>特願平</b> 11-33 <i>2</i> 739	(71)出顧人	000004547					
(22)出顧日	平成11年11月24日(1999.11.24)	(72)発明者		古屋市瑞穂区高 鄭	<b>近町</b> 14	播18号		
(31)優先権主張番号 (32)優先日	<ul><li>特願平10−376864</li><li>平成10年12月25日(1998.12.25)</li></ul>			古屋市瑞穂区高 業株式会社内	<b>计</b> 町14	1番18号	日	
(33)優先権主張国	日本(JP)	(72)発明者	愛知県名	広 古屋市瑞穂区高 業株式会社内	<b>5辻町</b> 14	番18号	日	
		(72)発明者	愛知県名	樹 古屋市瑞穂区高 業株式会社内	5辻町14	番18号	日	
		(74)代理人		7 奥田 誠 (外	▶2名)			

## (54) 【発明の名称】 配線基板、コア基板及びその製造方法

## (57)【要約】

【課題】 搭載するICチップの近くにコンデンサを内蔵し、しかも製造容易で、歩留まりが高く、製造工程中にコンデンサの不具合が発見されても損失金額が少ない構造とした配線基板、およびそのような配線基板に用いるコア基板、さらには、このコア基板の容易かつ安価な製造方法を提供する。

【解決手段】 配線基板 100は、コア基板 110とこのコア基板 110 の表面 110 A および裏面 110 B にそれぞれ積層された 3 層の樹脂絶縁層 121~171 と、この樹脂絶縁層同士の間に配線層 125~155 とを有する。コア基板 110 は、エポキシ樹脂及び 125 B a 125 T i 125 C で対向する複数の金属層 111~115 とこれを挟んで対向する複数の金属層 101~106 とから構成される層状コンデンサ 125 C 105 は、第 125 第 125 C 125



#### 【特許請求の範囲】

【請求項1】コア基板と、上記コア基板の表面及び裏面 に積層された1または複数の樹脂絶縁層と、上記コア基 板の表面側及び裏面側において、上記コア基板と上記樹 脂絶縁層の間及び上記樹脂絶縁層同士の間の少なくとも いずれかに形成された配線層と、を有する配線基板であ って、

上記コア基板は、

樹脂および高誘電体粉末を含む複数の複合誘電体層と、 上記複数の複合誘電体層と交互に積層され、これらの層 10 間及び最下層の上記複合誘電体層の下面及び最上層の上 記複合誘電体層の上面に形成され、上記複合誘電体層を 挟んで対向する複数の金属層と、

上記複数の複合誘電体層及び複数の金属層を貫通する貫 通孔内に形成され、上記コア基板表面及びコア基板裏面 まで延びる複数のスルーホール導体と、

#### を備え、

上記複数の複合誘電体層と上記複数の金属層とは、層状 コンデンサを構成し、

上記複数のスルーホール導体は、

上記複数の金属層のうち上記層間に形成された内側金属 層から1層おきに選択した第1内側金属層に直接接続す る複数の第1スルーホール導体と、

上記内側金属層のうち上記第1スルーホール導体とは非 接続の第2内側金属層と直接接続する複数の第2スルー ホール導体と、

上記内側金属層のいずれとも非導通の複数の第3スルー ホール導体と、

を含む、配線基板。

【請求項2】コア基板と、上記コア基板の表面および裏 30 面に積層された1または複数の樹脂絶縁層と、上記コア 基板の表面側及び裏面側において、上記コア基板と上記 樹脂絶縁層の間及び上記樹脂絶縁層同士の間の少なくと もいずれかに形成された配線層とを有する配線基板であ って、

上記コア基板は、

中心基板と、

この中心基板の表面および裏面にそれぞれ形成され、樹 脂および高誘電体粉末を含む1または複数の複合誘電体 層とこれを挟んで対向する複数の金属層とを交互に積層 40 してなる層状コンデンサと、

上記表面側の層状コンデンサ、上記中心基板、上記裏面 側の層状コンデンサを貫通する貫通孔内に形成され、上 記コア基板表面及びコア基板裏面まで延びる複数のスル ーホール導体と、

を備え、

上記複数のスルーホール導体は、

上記表面側の層状コンデンサに含まれる上記複数の金属 層のうち、表面側層状コンデンサの一方の電極をなす1

ンデンサに含まれる上記複数の金属層のうち、裏面側層 状コンデンサの一方の電極をなす1または複数の金属層 に直接接続する第1スルーホール導体と、

上記表面側の層状コンデンサに含まれる上記複数の金属 層のうち、表面側層状コンデンサの他方の電極をなす1 または複数の金属層に直接接続し、上記裏面側の層状コ ンデンサに含まれる上記複数の金属層のうち、裏面側層 状コンデンサの他方の電極をなす1または複数の金属層 に直接接続する第2スルーホール導体と、

上記表面側層状コンデンサ及び裏面側層状コンデンサの 電極のいずれとも非導通の第3スルーホール導体と、を

【請求項3】請求項1または請求項2に記載の配線基板 であって、

前記コア基板のうち、

上記配線基板の表面に搭載されるICチップの搭載位置 を厚さ方向に投影してなる I C 対応部には、前記3種の スルーホール導体のうち、前記第1スルーホール導体及 び第2スルーホール導体が形成され、前記第3スルーホ ール導体は形成されないか、またはこの I C 対応部に形 成された前記第1スルーホール導体と第2スルーホール 導体の和よりも少数形成され、

上記IC対応部の周縁部には、上記第3スルーホール導 体が上記IC対応部よりも多く形成されている配線基

【請求項4】その表面及び裏面に1または複数の樹脂絶 縁層及び配線層を形成して配線基板とするためのコア基 板であって、

樹脂および高誘電体粉末を含む複数の複合誘電体層と、 上記複数の複合誘電体層と交互に積層され、これらの層 間及び最下層の上記複合誘電体層の下面及び最上層の上 記複合誘電体層の上面に形成され、上記複合誘電体層を それぞれ挟んで対向する複数の金属層と、

上記複数の複合誘電体層及び複数の金属層を貫通する貫 通孔内に形成され、上記コア基板表面及びコア基板裏面 まで延びる複数のスルーホール導体と、を備え、

上記複数の複合誘電体層と上記複数の金属層とは、層状 コンデンサを構成し、

上記複数のスルーホール導体は、

上記複数の金属層のうち上記層間に形成された内側金属 層から1層おきに選択した第1内側金属層に直接接続す る第1スルーホール導体と、

上記内側金属層のうち上記第1スルーホール導体とは非 接続の第2内側金属層と直接接続する第2スルーホール 導体と、

上記内側金属層のいずれとも非導通の第3スルーホール 導体と、

を含む、コア基板。

【請求項5】その表面及び裏面に1または複数の樹脂絶 または複数の金属層に直接接続し、上記裏面側の層状コ 50 縁層及び配線層を形成して配線基板とするためのコア基

(3)

板であって、

中心基板と、

この中心基板の表面および裏面にそれぞれ形成され、樹 脂および高誘電体粉末を含む1または複数の複合誘電体 層とこれを挟んで対向する複数の金属層とを交互に積層 してなる層状コンデンサと、

上記表面側の層状コンデンサ、上記中心基板、上記裏面 側の層状コンデンサを貫通する貫通孔内に形成され、上 記コア基板表面及びコア基板裏面まで延びる複数のスル ーホール導体と、を備え、

上記複数のスルーホール導体は、

上記表面側の層状コンデンサに含まれる上記複数の金属 層のうち、表面側層状コンデンサの一方の電極をなす1 または複数の金属層に直接接続し、上記裏面側の層状コ ンデンサに含まれる上記複数の金属層のうち、裏面側層 状コンデンサの一方の電極をなす1または複数の金属層 に直接接続する第1スルーホール導体と、

上記表面側の層状コンデンサに含まれる上記複数の金属 層のうち、表面側層状コンデンサの他方の電極をなす1 または複数の金属層に直接接続し、上記裏面側の層状コ 20 ンデンサに含まれる上記複数の金属層のうち、裏面側層 状コンデンサの他方の電極をなす1または複数の金属層 に直接接続する第2スルーホール導体と、

上記表面側層状コンデンサ及び裏面側層状コンデンサの 電極のいずれとも非導通の第3スルーホール導体と、 を含む、コア基板。

【請求項6】請求項4または請求項5に記載のコア基板 であって、

コア基板の平面方向中央部には、前記3種のスルーホー ル導体のうち、前記第1スルーホール導体及び第2スル 30 ーホール導体が形成され、前記第3スルーホール導体は 形成されないか、この中央部に形成された前記第1スル ーホール導体と第2スルーホール導体との和よりも少数 形成されており、

コア基板の平面方向周縁部には、上記第3スルーホール 導体が上記中央部よりも多数形成されているコア基板。

【請求項7】層状コンデンサを構成する、樹脂および高 誘電体粉末を含む複数の複合誘電体層と、上記複合誘電 体層をそれぞれ挟んで対向する複数の金属層と、を備え るコア基板の製造方法であって、

金属箔と、半硬化の樹脂と高誘電体粉末とを含む半硬化 複合誘電体層と、補強フィルムとをこの順に有する三層 フィルムを形成する三層フィルム形成工程と、

上記三層フィルムの金属箔を所定パターンに成形し、パ ターン化金属箔と半硬化複合誘電体層と補強フィルムと からなるパターン化三層フィルムを形成するパターン化 三層フィルム形成工程と、

上記補強フィルムが剥がされた1の上記三層フィルムと 1または複数の上記パターン化三層フィルムとを、上記 電体層とパターン化金属箔とが交互に重なるように積層 し、最上面の上記半硬化複合誘電体層に金属箔を重ね、

熱プレスして、積層板を形成する積層板形成工程と、 上記積層板の表裏面を貫通する複数の貫通孔を形成する 貫通孔形成工程と、

上記貫通孔内にスルーホール導体を形成すると共に、上 記積層体の表裏面に表面側金属層及び裏面側金属層を形 成する表裏面金属層形成工程と、を備えることを特徴と するコア基板の製造方法。

10 【請求項8】請求項7に記載のコア基板の製造方法であ って、

前記貫通孔形成工程は、

前記パターン化金属箔から1層おきに選択した第1パタ ーン化金属箔が内周に露出する第1貫通孔と、

上記パターン化金属箔のうち上記第1パターン化金属箔 に選択されなかった残余の第2パターン化金属箔が内周 に露出する第2貫通孔と、

上記パターン化金属箔のいずれも内周に露出しない第3 貫通孔と、

を形成するコア基板の製造方法。

【請求項9】中心基板と、この中心基板の表面及び裏面 のうち少なくともいずれかに、層状コンデンサを構成す る、樹脂および高誘電体粉末を含む複合誘電体層と、こ れを挟んで対向する複数の金属層と、を備えるコア基板 の製造方法であって、

金属箔と、半硬化の樹脂と高誘電体粉末とを含む半硬化 複合誘電体層と、補強フィルムとをこの順に有する三層 フィルムを形成する三層フィルム形成工程と、

表面及び裏面のうち少なくともいずれかに所定パターン の金属層を備える中心基板の上記金属層に、上記補強フ ィルムが剥された上記三層フィルムの半硬化複合誘電体 層を重ね、熱プレスして、積層板を形成する積層板形成 工程と、

上記積層板の表裏面を貫通する複数の貫通孔を形成する 貫通孔形成工程と、

上記貫通孔内にスルーホール導体を形成すると共に、上 記積層板の表裏面に表面側金属層及び裏面側金属層を形 成する表裏面金属層形成工程と、を備えることを特徴と するコア基板の製造方法。

【請求項10】中心基板と、この中心基板の表面及び裏 面のうち少なくともいずれかに、層状コンデンサを構成 する、樹脂および高誘電体粉末を含む複数の複合誘電体 層と、上記複合誘電体層をそれぞれ挟んで対向する複数 の金属層と、を備えるコア基板の製造方法であって、 金属箔と、半硬化の樹脂と高誘電体粉末とを含む半硬化

複合誘電体層と、補強フィルムとをこの順に有する三層 フィルムを形成する三層フィルム形成工程と、

上記三層フィルムの金属箔を所定パターンに成形し、パ ターン化金属箔と半硬化複合誘電体層と補強フィルムと 1の三層フィルムの金属箔を最下層として半硬化複合誘 50 からなるパターン化三層フィルムを形成するパターン化

三層フィルム形成工程と、

表面及び裏面のうち少なくともいずれかに所定パターン の金属層を備える中心基板の上記金属層上に、上記補強 フィルムが剥がされた1または複数の上記パターン化三 層フィルムを、上記金属層またはパターン化金属箔と半 硬化複合誘電体層とが重なるように積層し、最上面の上 記パターン化金属箔上に上記補強フィルムが剥がされた 1の上記三層フィルムの半硬化複合誘電体層が重なるよ うに積層し、熱プレスして、積層板を形成する積層板形 成工程と、

上記積層板の表裏面を貫通する複数の貫通孔を形成する 貫通孔形成工程と、

上記貫通孔内にスルーホール導体を形成すると共に、上 記積層板の表裏面に表面側金属層及び裏面側金属層を形 成する表裏面金属層形成工程と、を備えることを特徴と するコア基板の製造方法。

#### 【発明の詳細な説明】

#### [0001]

【発明の属する技術分野】本発明は、コア基板とこの表 裏面に積層された樹脂絶縁層と配線層とを有する配線基 20 板、コア基板及びコア基板の製造方法に関し、特に、コ ンデンサを内蔵し、ノイズの侵入を防止した配線基板、 コア基板及びその製造方法に関する。

#### [0002]

【従来の技術】従来より、ICチップのアース配線と電 源配線との間にノイズ除去用のデカップリングコンデン サを設けることが行われており、例えば、配線基板の表 面や裏面等にチップコンデンサを搭載したものが用いら れている。図22に示す配線基板300では、コア基板 310の表裏面(図中上下面)にそれぞれ3層の樹脂絶 30 縁層320, 340, 360, 330, 350, 370 が積層形成され、各層間には、配線層315,325, 345,335,355が形成されている。さらに、こ の配線基板300の基板裏面(図中下面)300Bに は、チップキャパシタCCがハンダSLによって配線層 (パッド)355に搭載されている。この配線基板30 Oでは、チップキャパシタCCの2つの電極CCA、C CBは、各配線層325等およびスルーホール導体31 6を通じて、配線基板300の基板上面300A、即 ち、配線層 (パッド) 3 4 5 まで引き出され、基板上面 40 300Aで接続するICチップと接続されるようになっ ている。

#### [0003]

【発明が解決しようとする課題】しかしながら、このよ うなチップコンデンサを配線基板に搭載、接続すると、 そのための工数がかかる。また、基板裏面やICチップ の周囲にチップキャパシタを配置することになるため、 ICチップからチップキャパシタまでの距離が長くな り、その途中の配線にノイズが侵入する。そこで、コン

形成するため、樹脂絶縁層の一部を誘電体層としたコン デンサを配線基板中に形成することが考えられる。

【0004】しかし、薄い誘電体層を広い面積の電極層 で挟んだコンデンサの構造を、例えば、図22における 樹脂絶縁層320と配線層315,325で構成するな ど、樹脂絶縁層と配線層で実現しようとすると、ショー トなどの不具合が生じやすく、配線基板の歩留まりが大 きく低下する。また、コア基板に樹脂絶縁層や配線層等 を形成して付加価値が付いた状態で、形成したコンデン サの不具合が発見されることとなるため、不具合品の廃 棄に伴う損失金額も大きくなる。

【0005】本発明は、かかる問題点に鑑みてなされた ものであって、搭載するICチップの近くにコンデンサ を内蔵し、しかも製造容易で、歩留まりが高く、製造工 程中にコンデンサの不具合が発見されても損失金額が少 ない構造とした配線基板、およびそのような配線基板に 用いるコア基板、さらには、このコア基板の容易かつ安 価な製造方法を提供することを目的とする。

### [0006]

【課題を解決するための手段、作用及び効果】そしてそ の解決手段は、コア基板と、上記コア基板の表面及び裏 面に積層された1または複数の樹脂絶縁層と、上記コア 基板と上記樹脂絶縁層の間及び上記樹脂絶縁層同士の間 の少なくともいずれかに形成された配線層とを有する配 線基板であって、上記コア基板は、樹脂および高誘電体 粉末を含む複数の複合誘電体層と、上記複数の複合誘電 体層と交互に積層され、これらの層間及び最下層の上記 複合誘電体層の下面及び最上層の上記複合誘電体層の上 面に形成され、上記複合誘電体層を挟んで対向する複数 の金属層と、上記複数の複合誘電体層及び複数の金属層 を貫通する貫通孔内に形成され、上記コア基板表面及び コア基板裏面まで延びる複数のスルーホール導体と、を 備え、上記複数の複合誘電体層と上記複数の金属層と は、層状コンデンサを構成し、上記複数のスルーホール 導体は、上記複数の金属層のうち上記層間に形成された 内側金属層から1層おきに選択した第1内側金属層に直 接接続する複数の第1スルーホール導体と、上記内側金 属層のうち上記第1スルーホール導体とは非接続の第2 内側金属層と直接接続する複数の第2スルーホール導体 と、上記内側金属層のいずれとも非導通の複数の第3ス ルーホール導体と、を含む、配線基板である。

【0007】本発明の配線基板では、このうちのコア基 板に複合誘電体層と金属層とで構成される層状コンデン サを備えているので、ICチップなどの電子部品に近い 位置に静電容量の大きなコンデンサを配置できるため、 ノイズ除去などの効果が良好に得られる。また、コア基 板に層状コンデンサを内蔵させたので、層状コンデンサ の特性やショートの有無等を検査し、合格したコア基板 のみを用いて配線基板を形成、即ち樹脂絶縁層や配線層 デンサを配線基板と一体に、しかもICチップの近傍に 50 等を形成できるから、配線基板の製造において、歩留ま

りも高くできる。また、内蔵のコンデンサがショート等の不具合を生じていたとしても、樹脂絶縁層や配線層が 形成されていないコア基板の状態で廃棄すればよいの で、付加価値が低く不具合発生に伴う損失を低く抑える ことができる。従って、安価な配線基板とすることがで きる。

【0008】しかも、層状コンデンサの電極をなす金属 層の電位をコア基板の表面、さらには裏面で取り出せる ようにするために、所望の金属層と導通するスルーホー ル導体をコア基板に形成してある。具体的には、上記複 10 数の金属層のうち、コア基板表面および裏面に位置する 金属層を除いた内層に位置する金属層、つまり層間に形 成された内層金属層の電位を、コア基板の表面および裏 面まで導く第1スルーホール導体及び第2スルーホール 導体を備える。また、内層金属層に接続しない第3スル ーホール導体も含まれている。このようにこの配線基板 では、3種のスルーホール導体がコア基板の表面および 裏面にまで延びているので、このコア基板の裏面側に形 成した配線層と表面側に形成した配線層とを、このスル ーホール導体で容易に接続できる。従って、例えば、裏 20 面側で裏面側の配線層とマザーボードなどの他の配線基 板とを接続し、表面側で表面側の配線層とICチップな どの電子部品とを接続すると、このスルーホール導体を 通じて、他の配線基板と電子部品とを接続することがで

【0009】しかも、第1スルーホール導体と第2スルーホール導体の間には層状コンデンサが並列に形成されるので、この第1,第2スルーホール導体にそれぞれ電源配線と接地配線とを接続することで、この電源配線と接地配線との間のノイズを容易かつ確実に除去しつつ、マザーボードなどの他の配線基板から電子部品に電力を供給することができる。また、前記層状コンデンサの金属層から前記配線基板の電子部品搭載面(表面)まで延びる配線は、スタックドビアを含むことを特徴とすると良い。ICチップ等とコンデンサの電極(金属層)とを結ぶ配線は、できるだけ短く、太い配線とすることで配線の持つインダクタンスが低減でき、ノイズの侵入を抑制できるからである。

【0010】ここで、複合誘電体層に含まれる樹脂としては、誘電率や耐熱性等を考慮して選択すればよく、例 40えば、エポキシ樹脂、ポリイミド樹脂、B T樹脂等の樹脂が挙げられる。また、高誘電体粉末としては、高い誘電率を有する物質の粉末であればよいが、例えば、B a TiO3、PbTiO3、PbZrO3、Pb(Ti, Zr)O3 (いわゆるPZT)、Pb(Mn, Nb)O3、SrTiO3、CaTiO3、MgTiO3等の高誘電率セラミックの粉末等が挙げられる。さらに、複合誘電体層の誘電率を上げるため、例えば、Ag, Au, Cu, Ag-Pd, Ni, W, Mo等の金属粉末を含めることもできる。

【0011】他の解決手段は、コア基板と、上記コア基 板の表面および裏面に積層された1または複数の樹脂絶 縁層と、上記コア基板と上記樹脂絶縁層の間及び上記樹 脂絶縁層同士の間の少なくともいずれかに形成された配 線層とを有する配線基板であって、上記コア基板は、中 心基板と、この中心基板の表面および裏面にそれぞれ形 成され、樹脂および高誘電体粉末を含む1または複数の 複合誘電体層とこれを挟んで対向する複数の金属層とを 交互に積層してなる層状コンデンサと、上記表面側の層 状コンデンサ、上記中心基板、上記裏面側の層状コンデ ンサを貫通する貫通孔内に形成され、上記コア基板表面 及びコア基板裏面まで延びる複数のスルーホール導体 と、を備え、上記複数のスルーホール導体は、上記表面 側の層状コンデンサに含まれる上記複数の金属層のう ち、表面側層状コンデンサの一方の電極をなす1または 複数の金属層に直接接続し、上記裏面側の層状コンデン サに含まれる上記複数の金属層のうち、裏面側層状コン デンサの一方の電極をなす1または複数の金属層に直接 接続する第1スルーホール導体と、上記表面側の層状コ ンデンサに含まれる上記複数の金属層のうち、表面側層 状コンデンサの他方の電極をなす1または複数の金属層 に直接接続し、上記裏面側の層状コンデンサに含まれる 上記複数の金属層のうち、裏面側層状コンデンサの他方 の電極をなす1または複数の金属層に直接接続する第2 スルーホール導体と、上記表面側層状コンデンサ及び裏 面側層状コンデンサの電極のいずれとも非導通の第3ス

【0012】本発明の配線基板によれば、中心基板の表面及び裏面に層状コンデンサを有する。このため、ICチップなどの電子部品に近い位置にコンデンサを配置できるので、ノイズ除去などの効果が良好に得られる。また、コア基板に層状コンデンサを形成しているので、層状コンデンサの特性やショートの有無等を検査し合格したコア基板のみを用いて配線基板を形成できるから、配線基板の製造において、歩留まりも高くできる。また、樹脂絶縁層や配線層が形成されていないコア基板の状態で廃棄すればよいので、付加価値が低く不具合発生に伴う損失を低く抑えることができる。従って、安価な配線基板とすることができる。

ルーホール導体と、を含む配線基板である。

40 【0013】しかも、層状コンデンサの電極をなす金属層の電位は、第1スルーホール導体及び第2スルーホール導体によってコア基板の表面および裏面で取り出せる。また、層状コンデンサの電極のいずれとも非導通の第3スルーホール導体も含まれている。このようにして、この配線基板では、スルーホール導体がコア基板の表面および裏面に延びているので、このコア基板の裏面側に形成した配線層と表面側に形成した配線層とを、このスルーホール導体で容易に接続できる。従って、例えば、裏面側で裏面側の配線層とマザーボードなどの他の配線基板とを接続し、表面側で表面側の配線層とICチ

ップなどの電子部品とを接続すると、このスルーホール 導体を通じて、他の配線基板と電子部品とを接続するこ とができる。

【0014】しかも、第1スルーホール導体と第2スル ーホール導体の間には層状コンデンサが並列に形成され るので、この第1,第2スルーホール導体にそれぞれ電 源配線と接地配線とを接続することで、この電源配線と 接地配線との間のノイズを容易かつ確実に除去しつつ、 マザーボードなどの他の配線基板から電子部品に電力を 供給することができる。さらに、この配線基板では、中 10 心基板の表面および裏面に層状コンデンサを形成してい るので、中心基板の材質や厚さを適宜選定することで、 コア基板、さらには配線基板の剛性を中心基板に坦持さ せることができるので、配線基板の剛性を容易に確保す ることができる。

【0015】ここで、中心基板としては、耐熱性、機械 的強度、可撓性、加工の容易さ等を考慮して選択すれば よいが、例えば、ガラス織布、ガラス不織布などのガラ ス繊維とエポキシ樹脂、ポリイミド樹脂、BT樹脂等の 樹脂とのガラス繊維-樹脂複合材料や、ポリアミド繊維 20 などの有機繊維と樹脂との複合材料、連続気孔を有する PTFEなど3次元網目構造のフッ素系樹脂にエポキシ 樹脂等の樹脂を含浸させた樹脂-樹脂複合材料などを用 いることができる。これらの樹脂含む材料を中心基板に 用いた場合には、レーザ加工やドリル加工で、層状コン デンサと共に中心基板に容易に穿孔できる点で好まし い。また、銅、黄銅、ニッケル、アルミニウム、銅-イ ンバー一銅クラッド、銅ーモリブデン一銅クラッドなど からなる金属板を用いても良い。これらの金属板を中心 基板として用いる場合には、中心基板をコンデンサの電 30 極の1つとして用いる構造を採用することもできる。ま た、前記層状コンデンサの金属層から前記配線基板の電 子部品搭載面(表面)まで延びる配線は、スタックドビ アを含むことを特徴とすると良い。ICチップ等とコン デンサの電極(金属層)とを結ぶ配線は、できるだけ短 く、太い配線とすることで配線の持つインダクタンスが 低減でき、ノイズの侵入を抑制できるからである。

【0016】さらに、上記いずれかに記載の配線基板で あって、前記複数のスルーホール導体は、内部にプラグ 材が充填され、前記コア基板表面及びコア基板裏面にそ 40 れぞれ閉塞部を備え、上記閉塞部のうち、上記コア基板 表面側の表面側閉塞部上には、上記コア基板の表面に積 層された前記樹脂絶縁層を貫通する閉塞部上ビア導体を 備える配線基板とするのが好ましい。

【0017】このようにスルーホール導体内にプラグ材 を充填し閉塞部を形成し、閉塞部上ビア導体を形成する ことで、スルーホール導体を通じて層状コンデンサの電 極をより短い距離で、従って、低抵抗かつ低インダクタ ンスで配線基板表面まで導くことができ、ノイズの侵入 をさらに防止することができる。

【0018】さらに、上記の配線基板であって、前記閉 塞部上ビア導体にさらにビア導体を積み重ねてなる配線 基板とするのが好ましい。このように、閉塞部上ビア導 体にさらにビア導体を積み重ねるスタックドビアの構造 とすると、閉塞部上ビア導体とその上のビア導体とを直 接接続できる。故に、スルーホール導体を通じて層状コ ンデンサの電極をさらに短い距離で、従って、さらに低 抵抗かつ低インダクタンスで配線基板表面まで導くこと

ができ、ノイズの侵入を防止することができる。

【0019】さらに、上記配線基板であって、前記コア 基板のうち、上記配線基板の表面に搭載されるICチッ プの搭載位置を厚さ方向に投影してなるIC対応部に は、前記3種のスルーホール導体のうち、前記第1スル ーホール導体及び第2スルーホール導体が形成され、前 記第3スルーホール導体は形成されないか、またはこの IC対応部に形成された前記第1スルーホール導体と第 2スルーホール導体の和よりも少数形成され、上記 I C 対応部の周縁部には、上記第3スルーホール導体が上記 IC対応部よりも多く形成されている配線基板とすると

【0020】前述したように、ICチップの電源端子や 接地端子と配線基板に形成するコンデンサの電極、ある いは電源配線や接地配線とは、できるだけ短い距離で接 続することが望ましい。配線を低抵抗、低インダクタン スとして、ノイズの侵入を防止するためである。一方、 信号端子に接続する信号配線は、コンデンサとの接続や 電源配線、接地配線ほど低抵抗、低インダクタンスであ ることは求められていない。

【0021】これに対し、本発明の配線基板では、信号 配線等に用いる第3スルーホール導体は、1C対応部よ りもその周縁部に多く形成されている。つまり、多くの 第3スルーホール導体は、IC対応部の周縁部に形成さ れている。このため、ICチップの直下に位置するIC 対応部において、第1スルーホール導体や第2スルーホ ール導体を形成するにあたって、第3スルーホール導体 を配置を考慮する必要が無い、あるいは必要が少なくな る。従って、第1スルーホール導体や第2スルーホール 導体を適切な位置に配置して、これらと I C チップの電 源端子や接地端子との間を、ごく短い距離で結ぶことが できる。これにより、第1,第2スルーホール導体と I Cチップの電源端子や接地端子との間の抵抗やインダク タンスをできるだけ低くして、この部分で侵入するノイ ズを低減することができる。さらに、この配線基板で は、第1、第2スルーホール導体の間に層状コンデンサ が形成されているので、この点でもノイズを低減させる ことができる。なお、上記から容易に理解できるよう に、IC対応部の周縁部に、すべての第3スルーホール 導体を形成し、IC対応部内に、第3スルーホール導体 を形成しないようにしても良く、このようにするのがさ 50 らに好ましい。

1

【0022】さらに、他の解決手段は、その表面及び裏 面に1または複数の樹脂絶縁層及び配線層を形成して配 線基板とするためのコア基板であって、樹脂および高誘 電体粉末を含む複数の複合誘電体層と、上記複数の複合 誘電体層と交互に積層され、これらの層間及び最下層の 上記複合誘電体層の下面及び最上層の上記複合誘電体層 の上面に形成され、上記複合誘電体層をそれぞれ挟んで 対向する複数の金属層と、上記複数の複合誘電体層及び 複数の金属層を貫通する貫通孔内に形成され、上記コア 基板表面及びコア基板裏面(最下層の複合誘電体層の下 面及び上記最上層の複合誘電体層の上面)まで延びる複 数のスルーホール導体と、を備え、上記複数の複合誘電 体層と上記複数の金属層は、層状コンデンサを構成し、 上記複数のスルーホール導体は、上記複数の金属層のう ち上記層間に形成された内側金属層から1層おきに選択 した第1内側金属層に直接接続する第1スルーホール導 体と、上記内側金属層のうち上記第1スルーホール導体 とは非接続の第2内側金属層と直接接続する第2スルー ホール導体と、上記内側金属層のいずれとも非導通の第 3スルーホール導体と、を含む、コア基板である。

【0023】本発明によれば、ショート等の不具合を生じやすいコンデンサをコア基板に内蔵させたことにより、コア基板が完成した時点で層状コンデンサの静電容量やショートの有無等を判定することができる。従って、配線基板を形成するにあたり、所定規格に合格したコア基板のみを使用することができるので、配線基板全体の歩留まりを高くすることができる。また、樹脂絶縁層や配線層を形成して付加価値が付いた状態で、層状コンデンサのショートや容量不良などの不具合が発見されて廃棄される場合を少なくできるので、損失金額も抑制 30できる。

【0024】しかも、層状コンデンサの電極をなす金属 層の電位をコア基板の表面、さらには裏面で取り出し て、コア基板の表面側及び裏面側に形成する配線層と容 易に接続できるようにするために、所定の内側金属層と 導通するスルーホール導体をコア基板に形成してある。 具体的には、上記複数の金属層のうちコア基板表面およ び裏面に位置する金属層を除いた内層に位置する金属 層、つまり層間に形成された内層金属層の電位を、コア 基板の表面および裏面まで導く第1スルーホール導体及 40 び第2スルーホール導体を備える。また、内層金属層に 接続しない第3スルーホール導体も含まれている。この ようにこのコア基板では、3種のスルーホール導体がそ れぞれコア基板の表面および裏面にまで延びているの で、このコア基板の裏面側に形成した配線層と表面側に 形成した配線層とを、このスルーホール導体で容易に接 続できる。しかも、第1スルーホール導体と第2スルー ホール導体の間には層状コンデンサが並列に形成される ので、この第1,第2スルーホール導体にそれぞれ電源 配線と接地配線とを接続することで、この電源配線と接 50 板とすることができる。

地配線との間のノイズを容易かつ確実に除去することが できる。

【0025】さらに他の解決手段は、その表面及び裏面 に 1 または複数の樹脂絶縁層及び配線層を形成して配線 基板とするためのコア基板であって、中心基板と、この 中心基板の表面および裏面にそれぞれ形成され、樹脂お よび高誘電体粉末を含む1または複数の複合誘電体層と これを挟んで対向する複数の金属層とを交互に積層して なる層状コンデンサと、上記表面側の層状コンデンサ、 上記中心基板、上記裏面側の層状コンデンサを貫通する 貫通孔内に形成され、上記コア基板表面及びコア基板裏 面まで延びる複数のスルーホール導体と、を備え、上記 複数のスルーホール導体は、上記表面側の層状コンデン サに含まれる上記複数の金属層のうち、表面側層状コン デンサの一方の電極をなす1または複数の金属層に直接 接続し、上記裏面側の層状コンデンサに含まれる上記複 数の金属層のうち、裏面側層状コンデンサの一方の電極 をなす1または複数の金属層に直接接続する第1スルー ホール導体と、上記表面側の層状コンデンサに含まれる 上記複数の金属層のうち、表面側層状コンデンサの他方 の電極をなす1または複数の金属層に直接接続し、上記 裏面側の層状コンデンサに含まれる上記複数の金属層の うち、裏面側層状コンデンサの他方の電極をなす1また は複数の金属層に直接接続する第2スルーホール導体 と、上記表面側層状コンデンサ及び裏面側層状コンデン サの電極のいずれとも非導通の第3スルーホール導体 と、を含むコア基板である。

【0026】本発明のコア基板によれば、中心基板の表 面及び裏面に層状コンデンサを有する。このため、IC チップなどの電子部品に近い位置にコンデンサを配置で きるのでノイズ除去などの効果が良好に得られる。ま た、コア基板に層状コンデンサを形成しているので、層 状コンデンサの特性やショートの有無等を検査し合格し たコア基板のみを用いて配線基板を形成できるから、配 線基板の製造において、歩留まりも高くできる。また、 層状コンデンサがショート等の不具合を生じていたとし ても、樹脂絶縁層や配線層が形成されていないコア基板 の状態で廃棄すればよいので、付加価値が低く不具合発 生に伴う損失を低く抑えることができる。しかも、この コア基板では、3種のスルーホール導体がそれぞれコア 基板の表面および裏面にまで延びているので、このコア 基板の裏面側に形成した配線層と表面側に形成した配線 層とを、このスルーホール導体で容易に接続できる。 【0027】さらに、上記のコア基板であって、前記中 心基板は、前記複合誘電体層よりも厚いコア基板とする

のが好ましい。このように中心基板を複合誘電体層より

も厚くすると、中心基板の剛性が高くなり、コア基板ひいてはこれを用いた配線基板の剛性を、中心基板に坦持

させることができ、取り扱いの容易なコア基板や配線基

【0028】さらに、上記のコア基板であって、前記中 心基板の表面側に形成された前記複合誘電体層及び金属 層と、前記中心基板の裏面側に形成された前記複合誘電 体層及び金属層とは、層数、材質、及び対応する各層の 厚さが等しくされているコア基板とするのが好ましい。 中心基板の表面側と裏面側で、複合誘電体層や金属層の 層数、材質、対応する各層の厚さが異なると、中心基板 の両面で熱膨張率やコア基板形成の際の収縮などがアン バランスになり、コア基板に反りが生じることがある。 本発明では、層数、材質、対応する各層の厚さが等しく されているので、コア基板の反りを生じさせることが無 く、安定した形状のコア基板とすることができる。

13

【0029】さらに、上記のコア基板であって、前記複 数のスルーホール導体は、内部にプラグ材が充填され、 前記コア基板表面及びコア基板裏面にそれぞれ閉塞部を 備えるコア基板とするのが好ましい。スルーホール導体 に閉塞部を形成しておくと、この閉塞部上にさらにビア 導体 (閉塞部上ビア導体) を形成することができるよう になる。この閉塞部上ビア導体を形成すると、スルーホ ール導体とビア導体との間に配線層が介在せず、両者が 20 直接接続するため、低抵抗、低インダクタンスの配線と 実現することができる。

【0030】さらに、上記いずれかに記載のコア基板で あって、コア基板の平面方向中央部には、前記3種のス ルーホール導体のうち、前記第1スルーホール導体及び 第2スルーホール導体が形成され、前記第3スルーホー ル導体は形成されないか、この中央部に形成された前記 第1スルーホール導体と第2スルーホール導体の和より も少数形成されており、コア基板の平面方向周縁部に は、上記第3スルーホール導体が上記中央部よりも多数 30 形成されているコア基板とすると良い。

【0031】配線基板にICチップを搭載する場合、一 般に配線基板の中央部にICチップを搭載する。ところ で前述したように、ICチップの電源端子や接地端子と 配線基板に形成するコンデンサ、あるいは電源配線や接 地配線とは、できるだけ短い距離で接続することが望ま しい。配線を低抵抗、低インダクタンスとして、ノイズ の侵入を防止するためである。一方、信号端子に接続す る信号配線は、コンデンサや電源配線、接地配線ほど低 抵抗、低インダクタンスであることは求められていな V.

【0032】これに対し、本発明のコア基板では、信号 配線等に用いる第3スルーホール導体は、中央部よりも その周縁部に多く形成されている。つまり、多くの第3 スルーホール導体は、周縁部に形成されている。このた め、 I C チップの直下に位置する中央部において、第1 スルーホール導体や第2スルーホール導体を形成するに あたって、第3スルーホール導体を配置を考慮する必要 が無い、あるいは必要が少なくなる。従って、第1スル ーホール導体や第2スルーホール導体を適切な位置に配 50 て、前記三層フィルム形成工程は、前記樹脂と高誘電体

置して、これらとICチップの電源端子や接地端子との 間を、ごく短い距離で結ぶことができる。これにより、 層状コンデンサの各電極に接続する第1. 第2スルーホ ール導体とICチップの電源端子や接地端子との間の抵 抗やインダクタンスをできるだけ低くして、この部分で 侵入するノイズを低減させることができる。

【0033】さらに他の解決手段は、層状コンデンサを 構成する、樹脂および高誘電体粉末を含む1または複数 の複合誘電体層と、上記複合誘電体層をそれぞれ挟んで 対向する複数の金属層と、を備えるコア基板の製造方法 であって、金属箔と、半硬化の樹脂と高誘電体粉末とを 含む半硬化複合誘電体層と、補強フィルムとをこの順に 有する三層フィルムを形成する三層フィルム形成工程 と、上記三層フィルムの金属箔を所定パターンに成形 し、パターン化金属箔と半硬化複合誘電体層と補強フィ ルムとからなるパターン化三層フィルムを形成するパタ ーン化三層フィルム形成工程と、上記補強フィルムが剥 がされた1の上記三層フィルムと1または複数の上記パ ターン化三層フィルムとを、上記1の三層フィルムの金 属箔を最下層として半硬化複合誘電体層とパターン化金 属箔とが交互に重なるように積層し、最上面の上記半硬 化複合誘電体層に金属箔を重ね、熱プレスして、積層板 を形成する積層板形成工程と、上記積層板の表裏面を貫 通する複数の貫通孔を形成する貫通孔形成工程と、上記 貫通孔内にスルーホール導体を形成すると共に、上記積 層体の表裏面に表面側金属層及び裏面側金属層を形成す る表裏面金属層形成工程と、を備えることを特徴とする コア基板の製造方法である。

【0034】本発明のコア基板の製造方法では、三層フ ィルムおよびパターン化三層フィルムを予め形成してお き、積層板形成工程で補強フィルムを剥がした三層フィ ルム、パターン化三層フィルムおよび金属箔を順に積層 して熱プレスして、一挙に積層板を形成する。従って、 ビルドアップ多層配線基板を形成する場合のように、1 層ずつ順に複合誘電体層や金属層を形成する必要はな く、三層フィルムやパターン化三層フィルムを予め別々 に形成しておき、積層して一挙に積層板を形成できるの で、コア基板製造の工程が単純で短くなり、コア基板を 安価に製造できる。また、補強フィルムを有する三層フ ィルム及びパターン化三層フィルムを用いたので、複合 誘電体層や金属箔あるいはパターン化金属箔のハンドリ ング容易であり、たとえ金属箔や半硬化複合誘電体層の 厚さを薄くした場合でも作業性が良いため、容易にコア 基板を製造することができる。また、半硬化複合誘電体 層が補強フィルムで覆われているため、半硬化のために 粘着性がある状態の半硬化複合誘電体層にゴミなどが付 着することをも防止し、ゴミによる不具合発生も防止す ることができる。

【0035】ここで、前記コア基板の製造方法におい

程と、を備えることを特徴とするコア基板の製造方法で ある。

粉末とを含む複合誘電体ペーストを前記金属箔に塗布 し、未硬化複合誘電体層に補強フィルムを貼り付け、加 熱して上記樹脂を半硬化させて前記三層フィルムを形成 することを特徴とするコア基板の製造方法とすると良 い。金属箔に複合誘電体ペーストを塗布するため、三層 フィルムの段階で、あるいは積層板とした後でも、金属 箔やパターン化金属箔と複合誘電体層との密着性が良好 となるからである。また、両者間に空気やゴミ等が入り 難いため不具合の発生を防止することもできる。

【0036】さらに、積層する際に接着剤を用いても良 10 い。即ち、前記コア基板の製造方法において、前記積層 板形成工程は、前記1の三層フィルムの金属箔を最下層 として半硬化複合誘電体層とパターン化金属箔とを接着 **剤層を介して交互に重なるように積層し、最上面の前記** 半硬化複合誘電体層に金属箔を接着剤層を介して重ね、 熱プレスすることを特徴とするコア基板の製造方法とし ても良い。このようにすると、複合誘電体層と金属箔を 確実に接着させた積層体とすることができるからであ る。一方、接着剤層を介さずに積層した場合には、接着 剤を用いた場合に比して層状コンデンサの静電容量を大 20 きくすることができる。

【0037】さらに、上記のコア基板の製造方法であっ て、前記貫通孔形成工程は、前記パターン化金属箔から 1層おきに選択した第1パターン化金属箔が内周に露出 する第1貫通孔と、上記パターン化金属箔のうち上記第 1パターン化金属箔に選択されなかった残余の第2パタ ーン化金属箔が内周に露出する第2貫通孔と、上記パタ ーン化金属箔のいずれも内周に露出しない第3貫通孔 と、を形成するコア基板の製造方法とすると良い。

【0038】このように3種のスルーホール導体を形成 30 すると、1層おきに第1パターン化金属箔と第2パター ン化金属箔とは複合誘電体層を挟んで対向した状態とな り、積層された層状コンデンサを容易に形成できるから である。

【0039】さらに他の解決手段は、中心基板と、この 中心基板の表面及び裏面のうち少なくともいずれかに、 層状コンデンサを構成する、樹脂および高誘電体粉末を 含む1または複数の複合誘電体層と、これを挟んで対向 する複数の金属層と、を備えるコア基板の製造方法であ って、金属箔と、半硬化の樹脂と高誘電体粉末とを含む 40 半硬化複合誘電体層と、補強フィルムとをこの順に有す る三層フィルムを形成する三層フィルム形成工程と、表 面及び裏面のうち少なくともいずれかに所定パターンの 金属層を備える中心基板の上記金属層に、上記補強フィ ルムが剥がされた上記三層フィルムの半硬化複合誘電体 層を重ね、熱プレスして、積層板を形成する積層板形成 工程と、上記積層板の表裏面を貫通する複数の貫通孔を 形成する貫通孔形成工程と、上記貫通孔内にスルーホー ル導体を形成すると共に、上記積層板の表裏面に表面側 金属層及び裏面側金属層を形成する表裏面金属層形成工 50

【0040】本発明のコア基板の製造方法では、三層フ ィルムを予め形成しておき、積層板形成工程で補強フィ ルムが剥がされた三層フィルムを中心基板の表裏面のう ち少なくともいずれかに積層し熱プレスして、一挙に積 層板を形成する。従って、ビルドアップ多層配線基板を 形成する場合のように、中心基板の表面や裏面に1層ず つ順に複合誘電体層や金属層を形成する必要はなく、三 層フィルムを予め別に形成しておき、積層して一挙に積 層板を形成できるので、コア基板製造の工程が単純で短 くなり、コア基板を安価に製造できる。また、補強フィ ルムを有する三層フィルムを用いたので、複合誘電体層 や金属層のハンドリング容易であり、たとえ金属箔や (半硬化) 複合誘電体層の厚さを薄くした場合でも、作 業性が良いため、容易にコア基板を製造することができ る。また、半硬化複合誘電体層が補強フィルムで覆われ ているため、半硬化のために粘着性がある状態の半硬化 複合誘電体層にゴミなどが付着することをも防止し、ゴ ミによる不具合発生も防止することができる。

【0041】ここで、前記コア基板の製造方法におい て、前記三層フィルム形成工程は、前記樹脂と高誘電体 粉末とを含む複合誘電体ペーストを前記金属箔に塗布 し、未硬化複合誘電体層に補強フィルムを貼り付け、加 熱して上記樹脂を半硬化させて前記三層フィルムを形成 することを特徴とするコア基板の製造方法とすると良 い。金属箔に複合誘電体ペーストを塗布するため、三層 フィルムの段階で、あるいは積層板とした後でも、金属 箔と複合誘電体層との密着性が良好となるからである。 また、両者間に空気やゴミ等が入り難いため不具合の発 生を防止することもできる。

【0042】さらに、他の解決手段は、中心基板と、こ の中心基板の表面及び裏面のうち少なくともいずれか に、層状コンデンサを構成する、樹脂および高誘電体粉 末を含む複数の複合誘電体層と、上記複合誘電体層をそ れぞれ挟んで対向する複数の金属層と、を備えるコア基 板の製造方法であって、金属箔と、半硬化の樹脂と高誘 電体粉末とを含む半硬化複合誘電体層と、補強フィルム とをこの順に有する三層フィルムを形成する三層フィル ム形成工程と、上記三層フィルムの金属箔を所定パター ンに成形し、パターン化金属箔と半硬化複合誘電体層と 補強フィルムとからなるパターン化三層フィルムを形成 するパターン化三層フィルム形成工程と、表面及び裏面 のうち少なくともいずれかに所定パターンの金属層を備 える中心基板の上記金属層上に、上記補強フィルムが剥 がされた1または複数の上記パターン化三層フィルム を、上記金属層またはパターン化金属箔と半硬化複合誘 電体層とが重なるように積層し、最上面の上記パターン 化金属箔上に上記補強フィルムが剥がされた1の上記三 層フィルムの半硬化複合誘電体層が重なるように積層

し、熱プレスして、積層板を形成する積層板形成工程 と、上記積層板の表裏面を貫通する複数の貫通孔を形成 する貫通孔形成工程と、上記貫通孔内にスルーホール導 体を形成すると共に、上記積層板の表裏面に表面側金属 層及び裏面側金属層を形成する表裏面金属層形成工程 と、を備えることを特徴とするコア基板の製造方法であ

17

【0043】本発明のコア基板の製造方法では、三層フ ィルム及びパターン化三層フィルムを予め形成してお き、積層板形成工程で補強フィルムを剥がしたパターン 化三層フィルム及び三層フィルムを中心基板の表面及び 裏面のうち少なくともいずれかに積層し熱プレスして、 一挙に積層板を形成する。従って、ビルドアップ多層配 線基板を形成する場合のように、中心基板の表面や裏面 に1層ずつ順に複合誘電体層や金属層を形成する必要は なく、三層フィルムやパターン化三層フィルムを予め別 に形成しておき、積層して一挙に積層板を形成できるの で、コア基板製造の工程が単純で短くなり、コア基板を 安価に製造できる。また、補強フィルムを剥がした三層 フィルムとパターン化三層フィルムとを積層したので、 形成される層状コンデンサの静電容量を大きくすること ができる。

【0044】また、補強フィルムを有する三層フィルム やパターン化三層フィルムを用いたので、複合誘電体層 や金属層のハンドリング容易であり、たとえ金属箔や半 硬化複合誘電体層の厚さを薄くした場合でも、作業性が 良いため、容易にコア基板を製造することができる。ま た、半硬化複合誘電体層が補強フィルムで覆われている ため、半硬化のために粘着性がある状態の半硬化複合誘 雷体層にゴミなどが付着することをも防止し、ゴミによ 30 る不具合発生も防止することができる。

## [0045]

【発明の実施の形態】(実施形態1)次いで、本発明に 係るコア基板、配線基板及びその製造方法の実施の形態 を図面と共に説明する。図1に示すコア基板110は、 5層の複合誘電体層111~115、これらの複合誘電 体層111等と交互に積層され、その層間及び複合誘電 体層111の図中下面及び複合誘電体層115の図中上 面にそれぞれ形成された С иからなる金属層 101~1 06、及び貫通孔Hの内周面に形成され同じくCuから なるスルーホール導体107を備える。複合誘電体層1 11等とこれらを介して対向する金属層101等は、5 層の誘電体層を有する層状のコンデンサ C 1 を構成して いる。内側の各金属層(内側金属層)102~105の うち、共通電位とするもの(例えば、金属層103と1 05、あるいは102と104)は、例えば、第1スル ーホール導体 107Aあるいは第2スルーホール導体 1 07Bによって、それぞれコア基板表面110Aあるい はコア基板裏面110Bの金属層101,106に導通 される。つまり、内側金属層のうち1層おきに選択した 50 導体107の内部には、それぞれエポキシ樹脂からなる

第1内側金属層102、104は第1スルーホール導体 107Aに直接接続している。一方、選択されなかった 第2内側金属層103,105は第2スルーホール導体 107Bに直接接続している。また、外側の金属層10 1.106は、層状コンデンサC1を構成する電極とし て用いられる他、配線層として用いられる。

【0046】なお、スルーホール導体107には、第3 スルーホール導体107Cのように、信号配線等に用い るため、内部の金属層102等とは導通しないものもあ る。このコア基板110では、上記したように金属層1 02と104及び金属層101と106の一部が互いに 導通しており、一方、金属層103と105及び金属層 101と106の一部が互いに導通している。従って、 これらの金属層同士が、各複合誘電体層111等を挟ん で対向することにより、層状コンデンサС1をなしてい る。

【0047】しかも、3種のスルーホール導体107 A, 107B, 107Cは、コア基板110の表面11 OA及び裏面110Bまで延びているので、コア基板1 10の裏面110B側に形成する配線層と表面110A 側に形成する配線層とをこれらのスルーホール導体10 7を介して接続することができる。ここで、例えば第1 スルーホール導体107Aを電源配線に、また第2スル ーホール導体107Bを接地配線に接続すると、電源電 位と接地電位との間に層状コンデンサ C 1 を並列に挿入 したことになるので、これらの電位に重畳されるノイズ を吸収することができる。一方、信号配線などは、第3 スルーホール導体107Cに接続すれば、層状コンデン サC1と絶縁した状態で、コア基板110内を通すこと ができる。

【0048】複合誘電体層111等は、いずれも厚さ5 Oμmとされ、BaTio3 粉末を30vol%及びCu 粉末を20vol%、エポキシ樹脂中に分散させたセラミ ックー金属ー樹脂複合材料からなるもので、高誘電率 (比誘電率 ε r =約18000) のBaTio。粉末及 びСи粉末の混入により通常の樹脂より誘電率が高くさ れている( $\epsilon r = 30$ )。このため、コア基板 110 が 構成(内蔵)する層状コンデンサ C 1 の静電容量が比較 的大きな値(静電容量3.0 n F)とされている。

【0049】次いで、配線基板100について説明す る。図2に示す配線基板100は、このコア基板110 の表裏面110A.110Bに、それぞれエポキシ樹脂 からなる3層の樹脂絶縁層121,141,161,1 31、151、171およびCuからなる2層の配線層 125, 145, 135, 155を形成したものであ る。各配線層125等は、樹脂絶縁層121等の層間に 形成されると共に、下層に位置する金属層や配線層と接 続するためのビア導体125V, 145V, 135V, 155Vを含む。また、コア基板110のスルーホール プラグ材116が充填され、金属層101, 106にそ れぞれ形成した閉塞部101C, 106Cによって閉じ られている。

【0050】この配線基板100は上記説明から容易に 理解できるように、コア基板 1 1 0 に形成した層状コン デンサC1を内蔵しており、配線基板表面(ICチップ) 搭載面) 100 Aに搭載する I C チップ (図示しない) と層状コンデンサとを極めて近い距離で接続することが できる。従って、ノイズ除去を確実に行うことができ る。また、樹脂配線層121,141等自身を高誘電率 10 のものとした場合と異なり、樹脂絶縁層121等の層間 に形成する配線層125,145,135,155のう ち信号配線を、従来と同様の線幅で設計し引き回すこと ができる。樹脂絶縁層121等に、従来と同様のエポキ シ樹脂を使用できるので、これらの誘電率が変わらず、 従って、信号配線のインピーダンスも変わらないからで ある。従って、信号配線層含む配線層の設計等も容易に できる。

【0051】さらに、閉塞部101C, 106Cを形成 し、この閉塞部101C, 106C上に、この閉塞部と 20 直接接続する閉塞部上ビア導体125V1、135V1 をそれぞれ形成している。このようにすると、スルーホ ール導体107と閉塞部上ビア導体125V1,135 V1とをごく短い距離で接続できるので、配線層125 等の持つ抵抗やインダクタンスを低減させることができ る。従って、特に、層状コンデンサC1とICチップと の間の配線を短くし、低抵抗、低インダクタンスとし て、ノイズの侵入を防止するのに役立つ。

【0052】次いで、上記コア基板110の製造方法を 説明する。まず、三層フィルム形成工程について説明す 30 る。図3(a)に示すように、厚さ18μmの銅箔11 を用意し、その上面11Aにエポキシ樹脂ペーストにB aTio₃の粉末及びCu粉末を分散させた複合誘電体 ペーストを厚さ $10\sim100\mu$ mの範囲(本例では、約 60 μm) に塗布して未硬化複合誘電体層12 Cを形成 する。その後、表面の粘着性を維持しつつ粘度を上げる ため、50℃×60分の乾燥を行う。

【0053】次いで、厚さ200 µ mのポリイミドやポ リエステルからなる補強フィルムRFを未硬化複合誘電 体層の表面 1 2 A に貼り付け、80 ℃×60分の条件で 40 加熱し、銅箔11, 半硬化状態の複合誘電体層12、補 強フィルムRFをこの順に有する三層フィルム10を形 成する。この三層フィルム10は、補強フィルムRFで 補強されているので、たとえ銅箔11及び後述するパタ ーン化銅箔21,31や半硬化複合誘電体層12の厚さ が薄くても、各工程におけるハンドリングに耐える剛性 を持つため、取り扱いが容易で、図1に示すような薄い 金属層101等や薄い複合誘電体層111等を持つコア 基板を容易に形成できる。また、この三層フィルム10 では、粘着性のある半硬化複合誘電体層12を銅箔11 50 Hの内周面には、金属層102等の端面102H.10

および補強フィルムRFで挟んだ構造となっているの で、半硬化複合誘電体層12にほこりが付着することも 防止される。さらに、この三層フィルム10では、銅箔 11上に複合誘電体ペーストを塗布して未硬化複合誘電 体層120を形成したので、銅箔11と半硬化複合誘電 体層12との間に空気やほこりが介在せず、また両者の 密着性が良好である。なお、さらにこの両者の密着性を 向上させるため、銅箔11の上面11Aを予め、黒化処 理、針状メッキ、粗化エッチング等の手法により粗化し ておくと、より好ましい。

【0054】次いで、パターン化三層フィルム形成工程 について説明する。図4(a)に示すように、この三層 フィルム10のうち銅箔11の露出面11B(図中上 面) にドライフィルムDFを貼り、露光現像して所定パ ターンの開口DFOを形成する。次いで、図4(b)に 示すように、銅箔11をエッチングして所定パターンの 第1パターン化銅箔21とし、ドライフィルムDFを剥 離して、第1パターン化三層フィルム20を形成する。 同様にして、図4(c)に示すように、第1パターン化 三層フィルム20とは異なる第2パターン化銅箔31を 有する第2パターン化三層フィルム30も形成する。な お、次述する積層板形成工程において、積層した際、隣 り合う半硬化複合誘電体層12との密着性を向上させる ため、パターン化銅箔21、31の露出面を予め、黒化 処理、針状メッキ、粗化エッチング等の手法により粗化 しておくと、より好ましい。

【0055】その後、積層板形成工程において、図5 (a) に示すように、図3(b) に示す三層フィルム1 Oのうち補強フィルムRFを剥がした二層フィルム10 Cの銅箔11を下(最下層)にして、同じく第1,第2 パターン化三層フィルム20,30の補強フィルムRF をそれぞれ剥がした第1、第2パターン化二層フィルム 200,300を順に積層する。具体的には、半硬化複 合誘電体層12とパターン化銅箔21.31とが交互に 重なるように積層する。なお、本実施形態では、第1パ ターン化二層フィルム20Cと第2パターン化二層フィ ルム30℃とをそれぞれ2層ずつ、交互に積層した。そ して、最上面の半硬化複合誘電体層12上に厚さ18 u mの銅箔 4 1 を重ね、真空中で、180 ℃×2 H r 、3 0 kg/cm<sup>6</sup>の条件で図中上下方向に熱プレスして、 複合誘電体層のエポキシ樹脂を硬化させ、図5(b)に 示す積層体50を一挙に形成する。この積層体50は、 5層の複合誘電体層111~115と所定パターンの金 属層102~105が交互に積層され、その表裏面50 A, 50Bに銅箔11, 41を有している。

【0056】その後、貫通孔形成工程において、図6に 示すように、この積層板50の表裏面50A、50B間 を貫通する直径60μmの貫通孔HをYAGレーザの第 4高調波を用いて所定位置に穿孔する。穿孔した貫通孔

4 Hあるいは 103H, 105Hが露出するものも形成されている。つまり、内層金属層  $102\sim105$ となるパターン化金属箔 21, 31のうち、1 層おきに選択した第 1 パターン化金属箔 21, 21 が内周に露出する第1 貫通孔 11 選択されなかった第 11 パターン化金属層 11 3 11 が内周に露出する第2 貫通孔 11 3 11 が内周に露出する第2 貫通 11 3 11 4 11 4 11 5 11 6 11 6 11 6 11 6 11 7 11 7 11 8 11 7 11 8 11 8 11 8 11 9 11 9 11 8 11 9 11

【0057】さらに、表裏面金属層形成工程において、 貫通孔H内に公知のPTH形成手法によりスルーホール 導体107を形成すると共に、銅箔11,41を利用して、所定パターンの金属層101,106を形成し、コア基板110を完成させる(図1参照)。なお、スルーホール導体107のうち例えば第1、第2スルーホール導体107A,107Bと金属層102等とは、端面102H等で導通するため、上述したように、層状コンデンサの対向電極をなす金属層102等は、この第1、第2スルーホール導体107A,107B等を通じて、コ20ア基板110の表裏面110A,110Bまで導かれ、それぞれ金属層101,106と導通している。

【0058】このコア基板110の状態で、層状コンデンサC1のショート不良の有無や絶縁抵抗、あるいは、静電容量をチェックする。これにより、例えば金属層102と103とが接触してショートしている場合など、層状コンデンサC1がショート不良である場合、あるいは、静電容量が規格範囲外である場合などでは、コア基板110は不良と判断され、廃棄される。コンデンサの静電容量が大きいほどノイズ除去能力が高まるので、で30きるだけ静電容量を高くするのが好ましいが、そのためには、複合誘電体層111等の厚さを薄く、あるいは、コア基板110の面積(具体的には各金属層の面積)を広く、さらには、複合誘電体層の誘電率を高くするために銅粉末等の金属粉末の添加量を増加させる等の手法が考えられる。

【0059】しかし、この手法のいずれも、コンデンサのショート不良を生じさせやすくするものであるため、層状コンデンサのショート不良が増加し、歩留まりが低下しやすくなる。これに対し、本実施形態では、コア基 40板110の状態で層状コンデンサのチェックができるので、樹脂絶縁層等が形成されておらず付加価値の比較的低いコア基板110の段階で不具合品を除去できるから、次述する配線基板100の製造工程中あるいは製造後において、層状コンデンサ不良による歩留まりの低下や廃棄品による損失を低く抑えることができる。

【 $0\,0\,6\,0$ 】以降は、このコア基板  $1\,1\,0$  を通常のコア 図 9 中上面にそれぞれ形成された C u からなる金属層 5 を形成すれば良い。具体的には、まず図 7 に、スルーホール導体  $1\,0\,7$  の内部の貫通孔  $1\,0\,7$  Hに 50 電体層  $5\,1\,1$ 等とこれらを介して対向する金属層  $5\,0\,1$ 

エポキシ樹脂からなるプラグ材116を充填し、メッキによって閉塞部101C,106Cを形成する。

【0061】ついで、感光性エポキシ樹脂フィルムをコア基板110の表裏面110A,110Bに貼り付け、露光現像してビアホールを形成した後に硬化させて樹脂絶縁層121,131とし、さらにセミアディティブ法によって、銅からなりビア導体125V,135Vを含む配線層125,135を形成する(図8参照)。

【0062】その後は、同様にして樹脂絶縁層141, 10 151及びビア導体145V, 155Vを含む配線層1 45, 155を形成し、さらに、ソレダーレジストの役割を果たす樹脂絶縁層161, 171を形成して配線基板100が完成する(図2参照)。

【0063】上記の説明から容易に理解できるように、本実施形態では、積層体50を形成するのに、三層フィルム10やパターン化三層フィルム20,30を用いたため、複合誘電体層111等や金属層101,102等を順に形成する必要が無く、必要な層数分の三層フィルム10やパターン化三層フィルム20等を用意し、積層して一挙に形成できるため、容易にコア基板110を形成することができる。また、このコア基板110は、層状コンデンサを内蔵しながらも、従来のコア基板を用いた場合と同様の設備や工程によって、その表裏面110A,110Bに樹脂絶縁層121等や配線層125等を形成できるため、コンデンサを内蔵した配線基板100が容易に形成できる。

【0064】(変形例)次いで、上記実施形態1の変形例のコア基板510及び配線基板500について、図面を参照して説明する。本変形例のコア基板510及び配線基板500は、上記実施形態1のコア基板110及び配線基板500は、上記実施形態1のコア基板110及び配線基板100では、上記配線基板100では、ビア導体125Vに対しビア導体145を平面方向にずらした位置に形成したいわゆるスタッガードビア形式で製造したが、本変形例では、ビア導体を厚さ方向に積み重ねて形成するスタックドビアの形式で形成している。また、本変形例のコア基板の形成する3種のスルーホール導体507A、507B、507Cほ平面方向の配置に特徴がある点で異なるので、異なる部分を中心に説明し、同様な部分は省略あるいは簡略化して説明する。

【0065】まず、本変形例にかかるコア基板510について説明する。図9の部分拡大断面図に示すようにコア基板510は、実施形態1のコア基板110と同様に、5層の複合誘電体層511~515、これらの複合誘電体層511等と交互に積層され、その層間及び複合誘電体層511の図9中下面及び複合誘電体層515の図9中上面にそれぞれ形成されたCuからなる金属層501~506、及び貫通孔Hの内周面に形成され同じくCuからなるスルーホール導体507を備える。複合誘電体層511等とこれらを介して対向する金属層501

閉じられている。

等は、5層の誘電体層を有する層状のコンデンサC51 を構成している。なお、内側金属層502~505のうち、1層おきに選択した第1内側金属層502,504 は第1スルーホール導体507Aに直接接続し、それぞれコア基板表面110Aあるいはコア基板裏面110Bの金属層501,506に導通されている。一方、選択されなかった第2内側金属層503,505は第2スルーホール導体507Bに直接接続して、同様に金属層501,506に導通されている。また、外側の金属層501,506は、層状コンデンサC51を構成する電極として用いられる他、配線層として用いられる。

【0066】スルーホール導体507には、第3スルー ホール導体5070のように、信号配線等に用いるた め、内部の金属層502等とは導通しないものもある。 このコア基板510では、上記したように金属層502 と504及び金属層501と506の一部が互いに導通 しており、一方、金属層503と505及び金属層50 1と506の一部が互いに導通している。従って、これ らの金属層同士が、各複合誘電体層511等を挟んで対 向することにより、層状コンデンサC51をなしてい る。しかも、3種のスルーホール導体507A、507 B, 507Cは、コア基板510の表面510A及び裏 面510Bまで延びているので、コア基板510の裏面 510B側に形成する配線層と表面510A側に形成す る配線層とをこれらのスルーホール導体507を介して 接続することができる。ここで、例えば第1スルーホー ル導体507Aを電源配線に、また第2スルーホール導 体507Bを接地配線に接続すると、電源電位と接地電 位との間に層状コンデンサ С 5 1 を並列に挿入したこと になるので、これらの電位に重畳されるノイズを吸収す 30 ることができる。一方、信号配線などは、第3スルーホ ール導体507Cに接続すれば、層状コンデンサC51 と絶縁した状態で、コア基板510内を通すことができ る。

【0067】次いで、本変形例にかかる配線基板500について説明する。図11に配線基板500の部分拡大断面図を、図12にその平面図を、図13にその底面図を示す。配線基板500は、上記実施形態1とほぼ同様の断面構造を有しており、上記コア基板510の表裏面510A,510Bに、それぞれエポキシ樹脂からなる3層の樹脂絶縁層521,541,561,531,551,571およびCuからなる2層の配線層525,545,535,555をそれぞれ形成したものである。各配線層525等には、樹脂絶縁層121等の層間に形成されると共に、下層に位置する金属層や配線層と接続するためのビア導体525V,545V,535V,555Vを含む。また、コア基板510のスルーホール導体507の内部には、それぞれエポキシ樹脂からなるプラグ材516が充填され、金属層501,506にそれぞれ形成した閉塞部501C.506Cによって

【0068】また、この配線基板500の表面500A側には、図12の平面図に示すように、平面方向略中央部にICチップCHを搭載するようになっており、中央部にはICチップCHの端子CHBをフリップチップ接続で接続できるように、樹脂絶縁層561に形成した開口561H内には、図11から容易に理解できるように、配線層545あるいはビア導体545Vが露出している。一方、配線基板500の裏面500B側は、図13の底面図に示すように、樹脂絶縁層571の平面方向ほぼ全面に格子状に開口571Hが形成され、マザーボードなど他の配線基板との接続のため、開口571内にはビア導体555Vを含む配線層555が露出している。

24

【0069】この配線基板500も、実施形態1の配線基板100と同様、コア基板510に形成した層状コンデンサC51を内蔵しており、ICチップ搭載面である配線基板表面500Aに搭載するICチップCHと層状コンデンサC51とを極めて近い距離で接続することができる。従って、ノイズ除去を確実に行うことができる。また、信号配線層合む配線層の設計等も容易にできる。また、閉塞部501C,506Cを形成し、ビア導体525V,535Vを閉塞部501C等を直接接続する閉塞部上ビア導体としているので、スルーホール導体507と閉塞部上ビア導体525V等とをごく短い距離で接続でき、配線層525等の持つ抵抗やインダクタンスを低減させることができる。

【0070】さらに、この配線基板500では、ビア導体525V、535Vの上にビア導体545V、555Vを積み重ねたスタックドビア形式としているものもある。特に、図11に2点鎖線で示すように、配線基板500にICチップCHを搭載した際のICチップに対応する部分、即ち、ICチップCHを厚さ方向に投影してなるIC対応部Q内の第1、第2スルーホール導体507A、507BとICチップCHの端子CHBとを結ぶ配線について、上記のようなスタックドビア形式で形成している。このようにスタックドビアの形式にすると、特に、層状コンデンサC51とICチップとの間の配線を短くできるので、さらに低抵抗、低インダクタンスになりノイズの侵入を防止するのに役立つ。

5 4 5 , 5 3 5 , 5 5 5 をそれぞれ形成したものである。各配線層 5 2 5 等には、樹脂絶縁層 1 2 1 等の層間に形成されると共に、下層に位置する金属層や配線層と接続するためのビア導体 5 2 5 V , 5 4 5 V , 5 3 5 V を含む。また、コア基板 5 1 0 のスルーホール導体 5 0 7 の内部には、それぞれエポキシ樹脂からなるプラグ材 5 1 6 が充填され、金属層 5 0 1 , 5 0 6 にそれぞれ形成した閉塞部 5 0 1 C , 5 0 6 C によって 50 るのであるが、本変形例のコア基板 5 1 0 では、スルー

ホール導体507を図10に示すようにして平面方向に配置する。なお、本図においては、第1,第2スルーホール導体507A,507Bは黒丸で、第3スルーホール導体507は白丸で表して、スルーホール導体の種類による配置の違いを理解しやすく表現している。なお、本図でも、2点鎖線で囲まれた部分は、IC対応部Qを示す。このIC対応部Qは、コア基板510のほぼ中央部に位置している。さらに、1点鎖線で示すPP'断面が、図9に示す断面に相当する。

【0072】図10から容易に理解できるように、中央 10部であるIC対応部Q内では、3種類のスルーホール導体507A,507B,507Cのうち、第1スルーホール導体507Aと第2スルーホール導体507Bが数多く形成されている。これに対し、第3スルーホール導体507Cは、少数形成されているだけで、第1、第2スルーホール導体507A,507Bの数よりも少なくなっている。一方、IC対応部Qの外側の周縁部には、第3スルーホール導体507Cが数多く形成されており、第3スルーホール導体507Cについてみると、IC対応部Q内に形成された数よりも、その周縁部に形成 20された数の方が多くされている。つまり、信号配線等に用いる第3スルーホール導体507Cの多くは、IC対応部Qよりもその周縁部に形成される。

【0073】このようにスルーホール導体507を配置 するのは、以下の理由からである。即ち、ICチップC Hの端子CHBを、コア基板510の層状コンデンサC 51の各電極(金属層) 501~506と、従って、第 1スルーホール導体507A及び第2スルーホール導体 507Bとをできるだけ短い距離で接続するのが好まし い。このため、第1, 第2スルーホール導体507A, 507BをICチップCHの直下に位置させるのが好ま しく、しかも、多数の第1,第2スルーホール導体50 7A、507Bを形成して並列に接続すると、第1、第 2スルーホール導体507A等やこれらとICチップと を結ぶ配線の抵抗をさらに低減させることができる。従 って、ICチップCHの直下、つまりIC対応部〇に多 数の第1、第2スルーホール導体507A, 507Bを 形成するのが好ましい。一方、第3スルーホール導体5 07℃を用いる信号配線などは、それほど低抵抗や低イ ンダクタンスであることを求められないので、抵抗やイ ンダクタンスの面から言えば、必ずしもIC対応部Q内 に形成する必要はない。従って、できるだけ第3スルー ホール導体507CをIC対応部Qの周縁部に配置する ことにより、第3スルーホール導体507℃を考慮する 必要が少なくなり、多数の第1,第2スルーホール導体 507A等を、容易に配置することができるようにな る。つまり、より低抵抗、低インダクタンスで層状コン デンサC51とICチップCHとを接続することができ るようになる。

【0074】本変形例の配線基板500では、スルーホ 50 サC22の一方の電極をなす金属層202に直接接続し

ール導体507に設けた閉塞部501C, 506Cにビ ア導体525V、535Vを直接重ねて形成しただけで なく、ビア導体525Vと545V、535Vと555 Vとを積み重ねたスタックドビア形式で配線を形成して いる。このため、ICチップCHとさらに低抵抗、低イ ンダクタンスに接続することができる。さらに、この配 線基板及びコア基板510では、3種のスルーホール導 体507の配置を考慮し、中央部のIC対応部Oでは、 第1. 第2スルーホール導体507A. 507Bが第3 スルーホール導体507Cよりも多くなるように配置 し、しかも、第3スルーホール導体507Cは、IC対 応部Qの周縁部の形成された数が、IC対応部Q内に形 成されたものの数より多くなるようにしたので、第1, 第2スルーホール導体507A、507Bを多数容易に 形成することができ、層状コンデンサ51とICチップ CHとを、さらに低抵抗、低インダクタンスで接続する ことができる。なお、本変形例のコア基板510及び配 線基板500は、上記実施形態1と同様にして形成れば よい。

【0075】(実施形態2)次に、第2の実施の形態について説明する。本実施形態のコア基板210は、その中心に中心基板211を有し、その表裏面に層状コンデンサを備えた点で実施形態1と異なるので、異なる部分を中心に説明し、同様な部分は省略あるいは簡略化して説明する。

【0076】図14に示す本実施形態のコア基板210 は、ガラス繊維-エポキシ樹脂複合材料からなる厚さ6 00 μ mの中心基板 2 1 1 と、その表裏面 2 1 1 A, 2 11 Bにそれぞれ形成された層状コンデンサ C 2 1, C 22とを備える。具体的には、中心基板211と、厚さ 50μmでBaTio3粉末を30vol%及びCu粉末を 20vol%エポキシ樹脂中に分散させたセラミックー金 属ー樹脂複合材料からなる複合誘電体層212,213 と、それぞれこれを挟んで対向しCuからなる金属層2 01.203及び202.204とを備え、さらに貫通 孔Hの内周面に形成され同じくCuからなるスルーホー ル導体207をも備える。複合誘電体層212,213 とこれらを介して対向する金属層201と203、20 2と204とは、それぞれ層状のコンデンサC21, C 22を構成している。内層の金属層201,202は第 1スルーホール導体207Aあるいは第2スルーホール 導体207Bによって、それぞれコア基板表面210A あるいはコア基板裏面210Bの金属層203,204 に導通される。

【0077】つまり、第1スルーホール導体207A は、表面側の層状コンデンサC21に含まれる金属層の うち、この層状コンデンサC21の一方の電極をなす金 属層203に直接接続し、さらに、裏面側の層状コンデ ンサC22に含まれる金属層のうち、この層状コンデン サC22の一方の電極をなす金屋層202に直接接続し、 ている。また、第2スルーホール導体207Bは、表面側の層状コンデンサC21に含まれる金属層のうち、この層状コンデンサC21の他方の電極をなす金属層201に直接接続し、さらに、裏面側の層状コンデンサC22に含まれる金属層のうち、この層状コンデンサC22

の他方の電極をなす金属層204に直接接続している。

【0078】また、外側の金属層203,204は、層状コンデンサC21,C22を構成する電極としても用いられる他、配線層として用いられる。なお、スルーホール導体207には、第3スルーホール導体207Cの10ように、信号配線等に用いるため、内部の金属層201,202とは導通しないものもある。しかも、3種のスルーホール導体207A,207B,207Cは、コア基板210の表面210A及び裏面210B側に形成する配線層と表面210A側に形成する配線層と表面210A側に形成する配線層とをこれらのスルーホール導体207を介して接続することができる。

【0079】このコア基板210は、中心基板211を中心として、その表面211Aおよび裏面211Bに、それぞれ1層の複合誘電体層212,123及び2層の金属層201,203と202,204を形成している。しかも、表面が和と裏側に対応する層についてみると、これらの材質は同材質で、同じ厚さにされている。従って、このコア基板201は、これらのアンバランスによる反りが発生し難い。

【0080】容易に理解できるように、このコア基板210においても、実施形態1のコア基板110と同様に、層状コンデンサC21, C22を内蔵しているので、このコア基板210にさらに樹脂絶縁層や配線層を30形成して配線基板を製作した場合には、ICチップのごく近傍にコンデンサを配置することとなるため、ノイズの侵入を有効に防止することができる。具体的に言うと、例えば第1スルーホール導体207Aを電源配線に、また第2スルーホール導体207Aを電源配線に、また第2スルーホール導体207Bを接地配線に接続すると、電源電位と接地電位との間に層状コンデンサC21, 22を並列に挿入したことになるので、これらの電位に重畳されるノイズを吸収することができる。なお、信号配線などは、第3スルーホール導体207Cに接続すれば、層状コンデンサC21, 22と絶縁した状40態で、コア基板210内を通すことができる。

【0081】さらに、このコア基板210では、複合誘電体層212, 213よりも厚く、ガラス繊維ーエポキシ樹脂複合材料からなる中心基板211を用い、この表裏面211A, 211Bに金属層201等及び複合誘電体層212, 213を形成しているので、コア基板21 のの機械的強度が高く、変形等に耐えることができるため、取り扱いがさらに容易となる。中心基板2110剛性が高いので、これにコア基板210全体の剛性を坦持させることができるためである。なお、上記実施形態150 では、225 以と 235 以と 235 以と 255 以とは、積み重なった状態、即ちスタックドビアの形式で形成されている。このスタックドビアで形成すると、コンデンサの電極、即ち金属層201等を配線基板表面200 Aまで引き出す配線の長さが短くでき、しかも、皿状のスタッガさせることができるためである。なお、上記実施形態1500 一ドビアと異なり、下に位置するビア導体225 以

では、層状コンデンサ C1 の誘電体層として、いずれもエポキシ樹脂に BaTiO3 粉末や Cu 粉末を混入した複合誘電体層  $111\sim115$  を用いた。しかし、静電容量が低下するものの、例えば、複合誘電体層 111,115 に代えて、BaTiO3 粉末さらには Cu 粉末を混入していない樹脂による誘電体層を用いるなど、層状コンデンサを構成する誘電体層の一部が高誘電体粉末を含まない材質であっても良い。

【0082】次いで、配線基板200について説明する。図15に示す配線基板200は、上記コア基板210の表裏面210A,210Bに、実施形態1と同様に、エポキシ樹脂からなる3層の樹脂絶縁層221,241,261,231,251,271およびCuからなる2層の配線層225,245,235,255をそれぞれ形成したものである。各配線層225等は、樹脂絶縁層221等の層間に形成されると共に、ビア導体225V,245V,235V,255Vを含む。また、コア基板210のスルーホール導体207の内部には、それぞれエポキシ樹脂からなるプラグ材216が充填され、金属層203,204にそれぞれ形成した閉塞部203C,204Cによって閉じられている。

【0083】この配線基板200も、コア基板210に 形成した層状コンデンサを内蔵しており、配線基板表面 100Aに搭載するICチップ(図示しない)と層状コ ンデンサとを極めて近い距離で接続することができ、ノ イズ除去を確実に行うことができる。また、実施形態1 と同様に、配線層225等を従来と同様の線幅で設計し 引き回すことができる。従って、信号配線層含む配線層 の設計等も容易にできる。

【0084】さらに、閉塞部203C, 204Cを形成 し、この閉塞部203C,204C上に、ビア導体22 5 V, 2 3 5 Vをそれぞれ形成している。このビア導体 225 V. 235 Vは、閉塞部203C, 204 Cと直 接接続する閉塞部上ビア導体となっている。このように すると、スルーホール導体107とビア導体225V, 235 V とをごく短い距離で接続できるので、配線層2 25等の持つ抵抗やインダクタンスを低減させることが できる。従って、特に、層状コンデンサC21、C22 とICチップとの間の配線を短くし、低抵抗、低インダ クタンスとして、ノイズの侵入を防止するのに役立つ。 なお、実施形態1においては、各ビア導体125等の位 置をずらしながら形成するスタッガードビアの形式で製 作してある(図2参照)が、この配線基板200におい ては、図15から容易に理解できるように、各ビア導体 225 V と 245 V、235 V と 255 V とは、積み重 なった状態、即ちスタックドビアの形式で形成されてい る。このスタックドビアで形成すると、コンデンサの電 極、即ち金属層201等を配線基板表面200Aまで引 き出す配線の長さが短くでき、しかも、皿状のスタッガ 35 V は導体が充填された形状となるため、配線も太く 形成でき抵抗が低くなる。従って、配線の持つインダク タンスは小さくなるので、さらにノイズの侵入を抑制す ることができる。

【0085】次いで、上記コア基板210の製造方法を

説明する。三層フィルム形成工程は、実施形態1と同様 (図3参照)である。一方、図16に示すように、予め 中心基板211の表裏面211A, 211Bにそれぞれ 所定パターンの金属層201、202を形成しておく。 【0086】その後、積層板形成工程において、図17 (a) に示すように、三層フィルム10の補強フィルム RFを剥がした二重フィルム10Cを、それぞれ金属層 201,202と半硬化複合誘電体層12とが重なるよ うにして積層する。その後、真空中で、180℃×2H r、30kg/cm<sup>f</sup>の条件で図中上下方向に熱プレス して、複合誘電体層のエポキシ樹脂を硬化させ、一挙に 図17(b)に示す積層体60を形成する。この積層体 60は、中心基板211の表裏面211A, 211Bに それぞれ所定パターンの金属層201,202、複合誘 電体層212,213、および銅箔11,11が積層さ れたものである。

【0087】その後、貫通孔形成工程において、図18 に示すように、この積層板60の表裏面60A, 60B 間を貫通する直径 $60\mu$ mの貫通孔HをYAGレーザの第4高調波を用いて所定位置に穿孔する。穿孔した貫通孔Hの内周面には、金属層201, 202の端面201 H, 202Hが露出するものも形成されている。つまり、金属層202が内周に露出する第1貫通孔H4、金属層201が内周に露出する第2貫通孔H5、及び金属層201, 202のいずれも露出しない第3貫通孔H630を形成する。

【0088】さらに、表裏面金属層形成工程において、 貫通孔H内に公知のPTH形成手法によりスルーホール 導体207を形成すると共に、積層板表裏面60A,6 OBの銅箔11,11を利用して、所定パターンの金属 層203,204を形成し、コア基板210を完成させ る(図14参照)。なお、スルーホール導体207のう ち例えば第1、第2スルーホール導体207A, 207 Bと金属層201、202とは、その端面201H等で それぞれ導通するため、上述したように、層状コンデン 40 サの対向電極をなす金属層201,202は、この第 1、第2スルーホール導体207A, 207B等を通じ て、コア基板210の表裏面210A, 210Bまで導 かれ、それぞれ金属層203、204と導通している。 【0089】このようにしてコア基板210が完成した ら、実施形態1と同様に、このコア基板210の状態 で、層状コンデンサC21、C22のショート不良の有 無や絶縁抵抗、あるいは、静電容量をチェックする。こ れにより、例えば金属層201と203とが接触してシ

ョートしている場合など、層状コンデンサのショート不 50

良や静電容量規格外などが検出されると、不良のコア基板210は廃棄される。このコア基板210においても、上記コア基板110と同様に、静電容量を高くするのが好ましいため、複合誘電体層212等の厚さを薄くし、コア基板210の面積を広くし、あるいは複合誘電体層の金属粉添加量を増加させることが考えられる。しかし、これらにより、層状コンデンサのショート不良が増加し、歩留まりが低下しやすくなる。これに対し、コア基板210では、この状態で層状コンデンサの良否チェックができるので、付加価値の比較的低いコア基板210の段階で不具合品を除去できるから、次述する配線基板200の製造工程中あるいは製造後の層状コンデンサ不良による歩留まりの低下や廃棄品による損失を低く抑えることができる。

【0090】以降は、実施形態1と同様、このコア基板 210を通常のコア基板と同様に用いて、公知の手法に より配線基板200を形成すれば良い。具体的には、図 19に示すように、スルーホール導体207の内部の貫 通孔にエポキシ樹脂からなるプラグ材216を充填し、 メッキによって閉塞部203C,204Cを形成する。 ついで、図20に示すように、感光性エポキシ樹脂フィ ルムをコア基板210の表裏面210A, 210Bに貼 り付け、露光現像してビアホールを形成した後に硬化さ せて樹脂絶縁層221,231とし、さらにセミアディ ティブ法によって、銅からなるビア導体225V.23 5 Vを含む配線層225,235を形成する。その後 は、上記と同様にして樹脂絶縁層241,251及びビ ア導体245V、255Vを含む配線層245、255 を形成し、さらに、ソレダーレジストの役割を果たす樹 脂絶縁層261,271を形成して配線基板200を完 成させる(図15参照)。

【0091】なお、上記実施形態では、中心基板211の表面211Aに金属層201,203及び複合誘電体層212からなる層状コンデンサC21を、また、裏面211Bに金属層202,204及び複合誘電体層213からなる層状コンデンサC22を形成した例を示したが、必要とする静電容量が小さいときなど場合に応じて、表面又は裏面のいずれかのみに層状コンデンサを形成しても良い。

【0092】あるいはこれとは反対に、必要とする静電容量が大きいときなどには、実施形態2の変形例として図21に示すコア基板410のように、中心基板211の表裏面に形成する層状コンデンサС41,С42の複合誘電体層をそれぞれ複数(図21ではそれぞれ2層212,414と213,415)とし、これらと交互に金属層(図21では金属層201,403,405,202,404,406)を形成して、所望金属層同士をスルーホール導体407で相互に接続し、コンデンサの静電容量を確保するようにしても良い。

【0093】このコア基板410では、第1スルーホー

ル導体407Aは、表面側の層状コンデンサC41に含まれる金属層のうち、この層状コンデンサC41の一方の電極をなす金属層403に直接接続し、さらに、裏面側の層状コンデンサC42に含まれる金属層のうち、この層状コンデンサC42に含まれる金属層のうち、この層状コンデンサC41に含まれる金属層のうち、この層状コンデンサC41に含まれる金属層のうち、この層状コンデンサC41に合まれる金属層のうち、この層状コンデンサC41の他方の電極をなす金属層201,405に直接接続し、さらに、裏面側の層状コンデンサC42に含まれる金属層のうち、この層状コンデンサC42に含まれる金属層のうち、この層状コンデンサC42の他方の電極をなす金属層404に直接接続している。さらに、表面側の層状コンデンサ41及び裏面側の層状コンデンサ42の電極のいずれとも非導通の第3スルーホール導体407Cも含まれている。

【0094】このコア基板410の製造方法としては、三層フィルム10の他、所望パターンのパターン化銅箔21,31等を形成したパターン化三層フィルム20,30(図4参照)を予め用意しておく。そして、中心基板211の表裏面211A,211Bに予め形成してお20いた金属層201,202上に、それぞれ補強フィルムRFを剥がしたパターン化三層フィルム20等を先に積層し、その後補強フィルムRFを剥がした三層フィルム10を積層し、熱プレスして積層体を形成し、その後は上記と同様にして形成すればよい。

【0095】上記の説明から容易に理解できるように、本実施形態やその変形例においても、積層体60等を形成するのに、複合誘電体層212,213や金属層201,202等を順に形成する必要が無い。即ち、金属層201,202を形成した中心基板211と三層フィル30ム10、さらにはパターン化三層フィルム20等を用意し、これらを積層して一挙に形成できるため、容易にコア基板210,410を形成することができる。また、このようにして形成したコア基板210,410は、層状コンデンサを内蔵しながらも、従来のコア基板を用いた場合と同様の設備や工程によって、その表裏面210A,210B,410A等に樹脂絶縁層221等や配線層225等を形成できるため、コンデンサを内蔵した配線基板200などが容易に形成できる。

【0096】以上において、本発明を実施形態1,2及40びその変形例に即して説明したが、本発明は上記実施形態等に限定されるものではなく、その要旨を逸脱しない範囲で、適宜変更して適用できることはいうまでもない。例えば、実施形態1では、5層の複合誘電体層を積層したコア基板110を示したが、必要な静電容量に応じて、層数を増やすあるいは減らす等、適宜変更することができる。また、複合誘電体層として、エポキシ樹脂にBaTio。粉末及びCu粉末を分散させたものを使用したが、他の高誘電率粉末や金属粉末を使用することもできる。さらに、上記実施形態ではいずれも、補強フ50

ィルムRFを剥がした三層フィルム10あるいはパターン化三層フィルム20,30、即ち二層フィルム10C あるいはパターン化二層フィルム20C,30Cを、銅箔11,41やパターン化銅箔21,31等に直接重ねて積層した。しかし、エポキシ樹脂等からなる接着剤を塗布あるいは接着材フィルムを配置して接着剤層を介在させて積層し、熱プレスして積層体を形成しても良い。この場合には、複合誘電体層111等と金属層102等とを確実に接着させた積層体とすることができる。

【0097】さらに、上記実施形態等では、補強フィルムRFを貼り付けた三層フィルム10及びパターン化三層フィルム20,30を用いたが、取り扱いその他を考慮した上で、補強フィルムRFを用いずに、二層フィルム10Cやパターン化二層フィルム20C,30Cのみを用いるようにしても良い。

## 【図面の簡単な説明】

【図1】実施形態1にかかるコア基板の部分拡大断面図である。

【図2】実施形態 1 にかかる配線基板の部分拡大断面図である。

【図3】実施形態1にかかるコア基板及び配線基板の製造方法のうち、(a)は銅箔上に複合誘電体層を形成した状態、(b)は補強フィルムを貼り付け3層フィルムを形成した状態を示す。

【図4】実施形態1にかかるコア基板及び配線基板の製造方法のうち、(a)は銅箔上に所定パターンのエッチングレジストを形成した状態、(b)は銅箔をエッチングして所定パターンに成形した状態、(c)は銅箔を(b)と別のパターンに成型した状態を示す。

【図5】実施形態1にかかるコア基板及び配線基板の製造方法のうち、(a)は3層フィルムから補強フィルムを剥がして積層する様子を、(b)は積層、プレスして成形された積層板を示す。

【図6】実施形態1にかかるコア基板及び配線基板の製造方法のうち、図5に示す積層板に貫通孔を形成した状態を示す。

【図7】実施形態1にかかる配線基板の製造方法のうち、図1に示すコア基板のスルーホール導体中央の透孔内に樹脂を充填し、透孔の上下にも導体を形成した透孔を塞いだ状態を示す部分拡大断面図である。

【図8】実施形態1にかかる配線基板の製造方法のうち、図7に示すコア基板の表裏面上に樹脂絶縁層及び配線層を形成した状態を示す部分拡大断面図である。

【図9】実施形態1の変形例にかかるコア基板の部分拡 大断面図である。

【図10】実施形態1の変形例にかかるコア基板のスルーホール導体の配置を示す図である。

【図11】実施形態1の変形例にかかる配線基板の部分拡大断面図である。

【図12】実施形態1の変形例にかかる配線基板の平面

図である。

【図13】実施形態1の変形例にかかる配線基板の底面図である。

【図14】実施形態2にかかるコア基板の部分拡大断面図である。

【図15】実施形態2にかかる配線基板の部分拡大断面図である。

【図16】実施形態2にかかるコア基板及び配線基板の製造方法のうち、表裏面に所定パターンの金属層を備える中心基板の部分拡大断面図である。

【図17】実施形態2にかかるコア基板及び配線基板の製造方法のうち、(a)は図11に示す中心基板の表裏面に、それぞれ補強フィルムを剥がした3層フィルムを積層する様子を、(b)は積層、プレスして成形された表裏面積層板を示す。

【図18】実施形態2にかかるコア基板及び配線基板の製造方法のうち、図12に示す表裏面積層板に貫通孔を形成した状態を示す。

【図19】実施形態2にかかる配線基板の製造方法のうち、図9に示すコア基板のスルーホール導体中央の透孔 20内に樹脂を充填し、透孔の上下にも導体を形成した透孔を塞いだ状態を示す部分拡大断面図である。

【図20】実施形態2にかかる配線基板の製造方法のうち、図14に示すコア基板の表裏面上に樹脂絶縁層及び配線層を形成した状態を示す部分拡大断面図である。

【図21】実施形態2にかかるコア基板の変形例を示す部分拡大断面図である。

【図22】下面にチップコンデンサを搭載した従来の配線基板を示す部分拡大断面図である。

【符号の説明】

110,210,410,510 コア基板 110A,210A,410A,510A コア基板 表面

110B, 210B, 410B, 510B コア基板\*

\* 裏面

 100, 200, 500
 配線基板

 111, 112, 113, 114, 115, 212, 2

 13, 414, 415, 511, 512, 513, 51

 4, 515
 複合誘電体層

101, 102, 103, 104, 105, 106, 2 01, 202, 203, 204, 403, 404, 40 5, 406, 501, 502, 503, 504, 50 5, 506 金属層

107,207,407,507 スルーホール導体 107A,207A,507A 第1スルーホール導体 107B,207B,507B 第2スルーホール導体 107C,207C,507C 第3スルーホール導体 C1,C21,C22,C41,C42,C51 層状 コンデンサ

 121, 131, 141, 151, 161, 171, 2

 21, 231, 241, 251, 261, 271, 52

 1, 531, 541, 551, 561
 樹脂絶縁層

 125, 135, 145, 155, 225, 235, 2

 45, 255, 525, 535, 545, 555
 配線

125V, 135V, 145V, 155V, 225V, 235V, 245V, 255V, 525V, 535V,

545V, 555V ビア導体

2 1 1 中心基板

211A 中心基板表面

211B 中心基板裏面

10 三層フィルム

11,41 銅箔


30 12 半硬化複合誘電体層


21,31 パターン化銅箔


RF 補強フィルム


50,60 積層体


【図1】






























【図20】



【図22】

